-
I was making a core file for FuseSoc icm with ghdl for the neorv32.
Since the neorv32 makes use of the library called "neorv32" the core file required a "logical_name: neorv32".
As experiment I plac…
-
Hi,
Your blog has very interesting information, I'm stating with FPGA and helped me a lot. I have a Tang Nano 4K.
I'm starting using this FPGA boards, I'm a bit newbie with all this FPGA, I was…
-
# Context:
To load a `.C` program to NEORV32 first we must compile it.
There are many alternatives to make this.
## Custom GCC location:
### Steps:
- First, download GCC custom with RISC…
-
Hi,
I analyzed the VHDL code from your NEORV32 project with Linty: https://oss.linty-services.com/dashboard?id=neorv32&codeScope=overall
Do not get scared by the number of issues :-)
It's just …
-
**Describe the bug**
Hello,
When I replaying the floating_point_test, I came across an error on converting a float to a signed integer.
It seems that the rounding of values exceeding 32 bits with…
-
Hello there,
when executing following command in the litex-boards directory, the NEORV32 CPU Type is compiled and flashed to my Arty A7-100T:
`./digilent_arty.py --variant=a7-100 --cpu-type=neorv3…
vogma updated
10 months ago
-
with #619 providing some background, here's a proposal for adding a new `CAS_EN` generic to `neorv32_cpu` (with a default value of `false` for backward-compatibility).... if `CAS_EN
-
List of projects which we might (would like to) collaborate with:
- Sources of data/info:
- [hdl.github.io/constraints/Similar](https://hdl.github.io/constraints/Similar.html)
- #3
- [j0…
-
vhdl:VHDL160
À partir de l’adresse
À partir de l’adresse
Est-ce que l'on met un…
-
À partir de l’adresse
Je ne sais pas si le terme reset est adapté , je pense que l'on peut généraliser pour avoir la règle ci -
dessous:
Il faut une règle pour le positional assignemetn des vecteu…