issues
search
CTSRD-CHERI
/
cheri-specification
CHERI ISA Specification
Other
20
stars
6
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Sealing keys
#127
francislaus
opened
4 months ago
0
Added TIDC registers
#126
francislaus
opened
4 months ago
0
.github: Bump actions/checkout to v4
#125
bsdjhb
closed
4 months ago
0
CHERI ISAv10 is now a work-in-progress
#124
bsdjhb
closed
4 months ago
1
Thread identification
#123
francislaus
closed
5 months ago
0
Added text extension about isentries
#122
francislaus
closed
8 months ago
2
Change CSetBounds* behavior
#121
andresag01
opened
11 months ago
1
Saving instruction encoding space in CHERI RISC-V
#120
andresag01
opened
11 months ago
0
Tag cleared for sealed caps written with CSpecialRW
#119
andresag01
opened
11 months ago
1
Xtval capability index on ASR exception for RISC-V
#118
andresag01
opened
1 year ago
1
Address zero-length capability issues.
#117
PeterRugg
opened
1 year ago
7
x86: Support capability-wide MSRs
#116
bsdjhb
opened
1 year ago
0
x86: Consider swapping REX.W and 06 in capability mode
#115
bsdjhb
opened
1 year ago
0
CHERI and Pointer Masking
#114
tariqkurd-repo
opened
1 year ago
4
CW and CD bits in PTE
#113
andresag01
opened
1 year ago
2
Consider making Zba: sh1add, sh2add, sh3add capability based in cap mode
#112
tariqkurd-repo
opened
1 year ago
0
Fixing the address-wrapping RISC-V compatibility issue
#111
tariqkurd-repo
opened
1 year ago
5
Vectored xTVEC/xTCC mode address may need checking
#110
tariqkurd-repo
opened
1 year ago
4
CHERI when RISC-V XLEN changes
#109
andresag01
opened
1 year ago
4
double-width load/store for performance
#108
tariqkurd-repo
opened
1 year ago
6
ISAv9 will be UCAM-CL-TR-987
#107
brooksdavis
closed
1 year ago
0
Use alphabetic bibliography style
#106
bsdjhb
closed
1 year ago
3
Add CHERI dirty tag into MMU
#105
andresag01
closed
1 year ago
2
CHERI Specification for RISC-V Hypervisor Extension
#104
andresag01
opened
1 year ago
0
CHERI Specification for RISC-V Vector Extension
#103
andresag01
opened
1 year ago
1
Does reading MTCC with CSRR return the address or the offset?
#101
tariqkurd-repo
closed
1 year ago
5
Restore the funding acks to footnotesize
#100
brooksdavis
closed
1 year ago
0
Add a few more notes about the release process
#99
brooksdavis
closed
1 year ago
0
Cleanups
#98
brooksdavis
closed
1 year ago
0
Add Kayvan's PhD for Cerberus.
#97
bsdjhb
closed
1 year ago
0
Should MRET/SRET check for PCC.ASR?
#96
tariqkurd-repo
opened
1 year ago
3
Add publications since ISAv8
#95
brooksdavis
closed
1 year ago
0
chap-rationale: Rewrite the capability register file section
#94
bsdjhb
closed
1 year ago
0
Clarify that ETC and MTSS are seedlings
#93
brooksdavis
closed
1 year ago
0
V9 final
#92
bsdjhb
closed
1 year ago
0
misaligned load/store capabilities can't be emulated
#91
tariqkurd-repo
opened
1 year ago
3
RISC-V Sail update
#90
bsdjhb
closed
1 year ago
0
Update DARPA acks for ISAv9
#89
brooksdavis
closed
1 year ago
0
Update future architecture plans section
#88
PeterRugg
closed
1 year ago
0
Discuss DDC-base vs DDC-address offsetting
#87
PeterRugg
closed
1 year ago
0
Purge some references to offsetting throughout
#86
PeterRugg
closed
1 year ago
0
RISC-V tense fixes
#85
bsdjhb
closed
1 year ago
0
Invalid virtual addresses in CHERI-RISC-V
#84
andresag01
opened
1 year ago
8
Version 9 summary
#83
bsdjhb
closed
1 year ago
0
RISC-V: Claim to extend priv spec 1.11 instead of 1.10
#82
bsdjhb
closed
1 year ago
0
Enable an existing section describing CHERI-RISC-V as non-standard ex…
#81
bsdjhb
closed
1 year ago
1
RISC-V: Tweak language for privileged mode.
#80
bsdjhb
closed
1 year ago
0
RISC-V: Update compressed instructions section
#79
bsdjhb
closed
1 year ago
0
RISC-V: Trim language around the CHERI ISA being a design space.
#78
bsdjhb
closed
1 year ago
2
Is CLoadTags cap mode only?
#77
tariqkurd-repo
closed
1 year ago
5
Next