issues
search
IObundle
/
iob-cache
Verilog Configurable Cache
MIT License
167
stars
32
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
add memory for the write through buffer
#168
JDLopes
closed
2 years ago
0
add compilation flag to verilator for suppressing missing pin warnings
#167
JDLopes
closed
2 years ago
2
update the User Guide
#166
codingUniv
closed
2 years ago
1
update documentation files
#165
codingUniv
closed
2 years ago
0
adjust some functions names
#164
codingUniv
closed
2 years ago
0
update documentation
#163
codingUniv
closed
2 years ago
1
update documentation
#162
codingUniv
closed
2 years ago
1
update documentation files
#161
codingUniv
closed
2 years ago
2
update config.mk; update documentation
#160
codingUniv
closed
2 years ago
0
update all submodules; update sources according new submodules version; fix documentation generation
#159
JDLopes
closed
2 years ago
0
update root Makefile; update LIB, MEM and AXI submodules; update docu…
#158
codingUniv
closed
2 years ago
0
continue documentation preparation
#157
codingUniv
closed
2 years ago
0
start to add documentation
#156
codingUniv
closed
2 years ago
0
`make doc-build-all` does not work
#155
dbrumley
closed
2 years ago
7
add(LIB): single level submodule dependency
#154
P-Miranda
closed
2 years ago
0
Flow control on the user side?
#153
Licheng-Guo
closed
2 years ago
0
update(submodules): Update LIB and MEM
#152
P-Miranda
closed
2 years ago
0
Fix make test-clean; make test-sim; Update submodules
#151
P-Miranda
closed
2 years ago
0
update LIB and MEM submodules; update sources according new LIB version
#150
JDLopes
closed
2 years ago
1
add LIB submodule; update software.mk
#149
JDLopes
closed
2 years ago
0
remove INTERCON submodule; update MEM submodule
#148
JDLopes
closed
2 years ago
0
update MEM submodule; update register file module name
#147
JDLopes
closed
2 years ago
0
update MEM submodule; update sources according new MEM version
#146
JDLopes
closed
2 years ago
0
update INTERCON submodule
#145
JDLopes
closed
2 years ago
0
update INTERCON submodule
#144
JDLopes
closed
2 years ago
0
update MEM submodule
#143
JDLopes
closed
2 years ago
0
update INTERCON submodule
#142
JDLopes
closed
2 years ago
0
add document folder with a set of makefiles; add iob-tex submodule
#141
codingUniv
closed
2 years ago
0
fix conflict between gen-clean from iob-soc and iob-cache
#140
JDLopes
closed
2 years ago
0
merge master branch
#139
codingUniv
closed
2 years ago
0
fix a test issue
#138
codingUniv
closed
2 years ago
0
temporarily comment doc-clean-all
#137
JDLopes
closed
2 years ago
1
update MEM submodule
#136
JDLopes
closed
2 years ago
0
update README.md
#135
codingUniv
closed
2 years ago
1
update README.md
#134
codingUniv
closed
2 years ago
0
update README.md
#133
codingUniv
closed
2 years ago
2
Do not close an open gtkwave automatically
#132
codingUniv
closed
2 years ago
6
Open gtkwave only if needed
#131
codingUniv
closed
2 years ago
2
update README.md
#130
codingUniv
closed
2 years ago
2
update README.md
#129
codingUniv
closed
2 years ago
0
Merge master branch and update simulation makefiles
#128
codingUniv
closed
2 years ago
3
add test targets
#127
JDLopes
closed
2 years ago
0
update simulation makefiles
#126
codingUniv
closed
2 years ago
1
update makefile branch with master branch
#125
codingUniv
closed
2 years ago
0
add a make test target - a first suggestion
#124
codingUniv
closed
2 years ago
1
update MEM submodule
#123
JDLopes
closed
2 years ago
0
remove old MODULE variable; update FPGAs' framework
#122
JDLopes
closed
2 years ago
0
Rebuild a.out target
#121
codingUniv
closed
2 years ago
1
make test target is needed
#120
jjts
closed
2 years ago
4
remove SIMULATOR variable from icarus/ and verilator/ Makefile
#119
codingUniv
closed
2 years ago
3
Previous
Next