issues
search
IObundle
/
py2hwsw
a Python framework for managing embedded HW/SW projects
MIT License
9
stars
4
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Add support for confs/block groups; Add support for ungrouped confs/csrs/blocks.
#97
arturum1
closed
1 day ago
0
Asym converter should have a param to switch between MSB and LSB first endianess (current is LSB first only)
#96
AndreMerendeira
opened
4 days ago
2
Use if generate to take out mem init in RAMs when HEXFILE="none"
#95
AndreMerendeira
opened
4 days ago
1
fix(questa): clean target calls gen-clean
#94
P-Miranda
closed
5 days ago
0
Resolve py2hwsw github issues.
#93
arturum1
closed
4 days ago
0
fix(console): faster serial read
#92
P-Miranda
closed
6 days ago
0
dependency versions
#91
jjts
closed
4 days ago
0
_MIN and _MAX should not be macros
#90
jjts
closed
4 days ago
0
Fix bug in py2hwsw; Add instructions to build py2hwsw user guide; Add bin folder with symlink to py2hwsw.py
#89
arturum1
closed
1 week ago
0
pip install does not work
#88
jjts
closed
4 days ago
5
pip install shows wrong version
#87
jjts
closed
4 days ago
0
Fix py2hwsw top module
#86
arturum1
closed
4 days ago
1
IP Core Broswer
#85
jjts
opened
2 weeks ago
0
new "doc-clearpage" attribute
#84
jjts
closed
4 days ago
0
csrs should accept ungrouped regs
#83
jjts
closed
1 day ago
0
Separate confs into multiple tables
#82
jjts
closed
1 day ago
0
Merge iob-soc/main, fix iob_acc, fix py2 parent bug
#81
And-Nob
closed
2 weeks ago
0
Add support for `doc_only` attribute in core's confs and csr_groups.
#80
arturum1
closed
2 weeks ago
0
Add `doc_only` attribute to confs and csr_groups; Add input validation for port suffix; Add missing suffixes in lib modules.
#79
arturum1
closed
2 weeks ago
1
Shorthand notation suports csrs iob_uart has the iob_csrs block as an example
#78
agrevin
closed
1 week ago
0
Add address signal to regfiles & remove `csrs_iob`; Merge iob-soc/main into py2hwsw.
#77
arturum1
closed
3 weeks ago
0
Add `iob_` prefix to remanining lib modules and `bsp.[v]h`
#76
arturum1
closed
4 weeks ago
0
Add `--split` flag to `makehex.py`; Fix iob_system.
#75
arturum1
closed
4 weeks ago
0
Testbench revamp
#74
jjts
opened
4 weeks ago
0
CSR internal interface for autoreg=0
#73
jjts
closed
1 week ago
0
Handle memories
#72
jjts
opened
4 weeks ago
1
upgrade AXI interconnect to multi-split / multi-merge architecture
#71
jjts
opened
4 weeks ago
0
Add suffix to every port
#70
arturum1
closed
2 weeks ago
0
Resolve github issues.
#69
arturum1
closed
4 weeks ago
1
Add `iob_` prefix to remaining lib modules and board wrappers.
#68
arturum1
closed
1 week ago
0
iob_system structure is wrong
#67
jjts
closed
4 weeks ago
0
use 2-tuple in connections, not n-tuple
#66
jjts
closed
4 weeks ago
0
change "interface" to "signals"
#65
jjts
closed
4 weeks ago
0
Fix bugs in cyclonev wrapper; Move `README.md` to iob-soc.
#64
arturum1
closed
1 month ago
0
Fix CDC problems with lib modules
#63
P-Miranda
opened
1 month ago
2
Fix bugs in iob_system fpga wrappers; Improve build dir Makefile clean targets.
#62
arturum1
closed
1 month ago
0
change BSP origin
#61
jjts
closed
4 weeks ago
0
SERIAL_PORT
#60
jjts
closed
4 weeks ago
0
Interface subtype is now infered from port/wire name
#59
agrevin
closed
1 month ago
0
Remove 2 least significant bits from address buses; Rename port_prefix and wire_prefix to prefix; Update README.
#58
arturum1
closed
1 month ago
0
Improve error messages; Add `--py2hwsw_docs` argument; Initial py2 user guide; Fix linter;
#57
arturum1
closed
1 month ago
0
Signals with direction must represent it by addign a suffix to its name instead of a "direction" variable
#56
agrevin
closed
1 month ago
0
prefix attribute
#55
jjts
closed
1 month ago
1
Add `iob_and_tb.v`; Update README.md; Update Nix; Format code.
#54
arturum1
closed
1 month ago
0
Move iob-soc lib modules into py2hwsw.
#53
arturum1
closed
1 month ago
0
fix(xsim): variables for remote simulation
#52
P-Miranda
closed
1 month ago
0
Add acknowledgement; Add SPDX license headers; Add defaults for `original_name` and `name`; Fix append of lists from child cores.
#51
arturum1
closed
1 month ago
0
Add `parent` attribute; Add bit slicing and concatenations in port connections; Add regfile in CSRs and asym FIFOs.
#50
arturum1
closed
1 month ago
0
Validate that parameter values fit within the specified range
#49
agrevin
closed
2 months ago
1
Generate internal CSR FIFOS (via python params); Add CSRs APB, AXI, AXIL support; Remove default pc-emul sources.
#48
arturum1
closed
2 months ago
1
Next