issues
search
aignacio
/
ravenoc
RaveNoC is a configurable HDL NoC (Network-On-Chip) suitable for MPSoCs and different MP applications
MIT License
136
stars
29
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Regarding Head, Body and Tail Flits
#18
kutaybulun
closed
3 weeks ago
1
FPGA Implementation Multiple Driver Error
#17
kutaybulun
closed
4 weeks ago
4
Implementation on an FPGA
#16
kutaybulun
closed
1 month ago
1
How to use this repo
#15
Rohit123451
closed
9 months ago
1
regarding the configurable files
#14
Siddhanth09
closed
9 months ago
4
Add ack pulse irq
#13
aignacio
closed
1 year ago
0
Mult burst pkt support
#12
aignacio
closed
1 year ago
0
Wr buffer full
#11
aignacio
closed
1 year ago
0
Design of flit fifo of RaveNoC Router using Block RAM for area optimization in FPGA platform
#10
madhumita-mukherjee
closed
1 year ago
14
router top file：Confused about ns_con
#9
Elena32061
closed
2 years ago
2
what does *N-*FIFO mean here?
#8
Elena32061
closed
2 years ago
3
Why is IRQ needed？
#7
Elena32061
closed
2 years ago
2
Why the project only has axi slave interface
#6
Elena32061
closed
2 years ago
1
What is the meaning of “ def_wr_dec, def_rd_dec ” in ”axi slave if“ file
#5
Elena32061
closed
2 years ago
3
Unable to run regression tests
#4
kevinpinto98
closed
2 years ago
7
What is the interpretation of names `axi_mosi_if` and `axi_miso_if`
#3
hughperkins
closed
2 years ago
2
Nit: missing a space in license paragraph
#2
hughperkins
closed
2 years ago
1
Verification
#1
EngRaff92
opened
3 years ago
1