issues
search
cfelton
/
rhea
A collection of MyHDL cores and tools for complex digital circuit design
MIT License
84
stars
33
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Renamed the attributes in the system/stream/FIFOBus interface.
#11
gcc42
closed
8 years ago
4
Rename the attributes in the FIFOBus interface
#10
cfelton
closed
8 years ago
1
UART lite modifications
#9
cfelton
closed
8 years ago
1
Patch for #7, cleanup fifo_syncers
#8
meetps
closed
8 years ago
0
fifo_syncers cleanup
#7
cfelton
closed
8 years ago
0
Docbug: PULLUP='PULLUP' doesn't work.
#6
gbin
closed
8 years ago
1
Can't make blinky work on Mojo v3.
#5
gbin
closed
8 years ago
5
RFC Tidy test pins
#4
robtaylor
closed
8 years ago
4
De0 cv and python 3 fixes
#3
robtaylor
closed
8 years ago
0
Check that the "tools" are accessible before running
#2
cfelton
closed
8 years ago
1
Add a Gitter chat badge to README.md
#1
gitter-badger
closed
8 years ago
0
Previous