issues
search
cornell-zhang
/
heterocl
HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing
https://cornell-zhang.github.io/heterocl/
Apache License 2.0
322
stars
92
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Support static variables inside HCL module
#309
hecmay
opened
3 years ago
0
Support explicit unroll at certain loop axis
#308
hecmay
closed
3 years ago
5
AOC HLS cannot pipeline the CONV layer with line/window buffer
#307
hecmay
opened
3 years ago
8
Support FIFOs as pass-by-reference argument to HCL module
#306
hecmay
opened
3 years ago
0
Automatic loop unrolling for Intel code generation
#305
seanlatias
opened
3 years ago
0
CodeGen crashed when printing zero-sized Allocate IR node
#304
hecmay
closed
3 years ago
5
[Backend] Add Support for Total Bitwidth up to 2047 bits
#303
seanlatias
closed
3 years ago
0
TVM Argument Binding Failed for 512-bit UInt Datatype
#302
zzzDavid
opened
3 years ago
8
Automatically generated HOST code having runtime malloc error
#301
paldebjit
closed
2 years ago
1
Modified BNN batch norm function (linear equation) breaking TVM stage
#300
paldebjit
closed
1 year ago
1
Avoiding importing too many dependency libraries when importing hlib
#299
hecmay
closed
1 year ago
3
Cannot generate fixed point data type for Intel OpenCL
#298
hecmay
opened
3 years ago
3
Include headers for imported external IP
#297
hecmay
closed
3 years ago
1
Connect SODA stencil node with FIFO channels in VHLS backend
#296
hecmay
closed
3 years ago
2
Run bitstream compilation in the background
#295
hecmay
opened
3 years ago
0
Support for more data reuse patterns
#294
chhzh123
closed
1 year ago
1
ir_pass.Simplify segfault
#293
hecmay
closed
4 years ago
1
Insider Backend in HCL
#292
hecmay
opened
4 years ago
5
[API] Fix bit slicing operations & Introduce reverse slicing
#291
seanlatias
closed
4 years ago
0
Create header files to pass data from HCL runtime to FPGA host program
#290
hecmay
closed
3 years ago
2
Weird segfault when adding two bit slice objects
#289
seanlatias
opened
4 years ago
5
Inconsistent numbers of FIFO reads and writes
#288
chhzh123
closed
3 years ago
10
Bump tensorflow from 2.2.0 to 2.2.1 in /hlib/python
#287
dependabot[bot]
closed
3 years ago
0
Support for hls::stream in VHLS backend
#286
hecmay
closed
3 years ago
8
[API] Minor Bug Fixes
#285
seanlatias
closed
4 years ago
0
Incorrect FIFO read position
#284
chhzh123
closed
3 years ago
1
Create compute or hlib APIs to generate non-inlined HW modules
#283
hecmay
closed
3 years ago
2
Support for non-blocking read and write
#282
hecmay
opened
4 years ago
8
Support data movement to on-chip memory space
#281
hecmay
closed
3 years ago
2
Support moving data to on-chip memory storage
#280
hecmay
closed
4 years ago
0
Multidimensional array with dimension size 1 is not eliminated
#279
chhzh123
opened
4 years ago
0
Vivado HLS takes too long to synthesize the HeteroCL design
#278
chhzh123
opened
4 years ago
1
Add burst mode for host-to-device data copy
#277
hecmay
closed
3 years ago
0
Weird array indices generation
#276
chhzh123
opened
4 years ago
4
Bundled bus interface gmem0 failed synthesis
#275
chhzh123
closed
3 years ago
5
Support data placement with disconnected DFG
#274
hecmay
closed
3 years ago
2
Partition pragma on the same array
#273
chhzh123
closed
3 years ago
9
Loops with trip count one are not eliminated thoroughly
#272
chhzh123
opened
4 years ago
9
Imperative stages cannot be streamed
#271
chhzh123
closed
3 years ago
5
Duplicated streaming commands cause synthesis error
#270
chhzh123
closed
3 years ago
0
[API][Backend] Add Support for Constant Tensors
#269
seanlatias
closed
3 years ago
16
Support of Constant Arrays
#268
chhzh123
opened
4 years ago
3
Issue with systolic array based large matrix multiplication
#267
jessewjx
opened
4 years ago
7
[API] Fix showing incorrect data types for bit slicing and struct
#266
seanlatias
closed
4 years ago
0
[API] Data placement and streaming API rewrite
#265
hecmay
closed
3 years ago
66
reuse_at failed with SegFault after adding a void wrapper stage
#264
hecmay
opened
4 years ago
2
Installation problem
#263
Leo1726
closed
1 year ago
7
Inter-stage streaming cannot pass synthesis
#262
chhzh123
closed
3 years ago
4
AXI interface cannot be synthesized by Vitis
#261
chhzh123
closed
3 years ago
1
Cannot quantize hcl tensors for Vitis
#260
chhzh123
closed
3 years ago
1
Previous
Next