issues
search
efabless
/
clear
Apache License 2.0
57
stars
6
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Is this project being abandoned?
#41
Martoni
opened
1 month ago
1
How to use clock and wich pin number to use in design ?
#40
Martoni
opened
1 month ago
0
IO PCB mapping
#39
Martoni
closed
1 month ago
0
Update README.md
#38
Martoni
opened
2 months ago
0
CLB schematic ?
#37
Martoni
opened
2 months ago
0
What CLEAR mean ?
#36
Martoni
closed
1 month ago
2
Chaotic blinking flashing
#35
Martoni
opened
3 months ago
0
Toolchain for firmware development
#34
benjaminSchilling33
opened
3 months ago
3
README: fix path of firmware example
#33
benjaminSchilling33
opened
3 months ago
0
merge 'main'
#32
marwaneltoukhy
closed
5 months ago
0
removed signoff data, fixed blink Makefile, added lvs config file & compressed gds files
#31
marwaneltoukhy
closed
5 months ago
0
Update README.md
#30
marwaneltoukhy
closed
5 months ago
0
How to syntesize and place & route for CLEAR ?
#29
Martoni
opened
9 months ago
1
Wrong Defaults in 2304 tapeout
#28
marwaneltoukhy
opened
10 months ago
1
Missing openfpga_arch2x2.xml
#27
muhammadusman7
opened
1 year ago
0
What is the current situation of clear eFPGA macro?
#26
WazaAbdulkadir
opened
1 year ago
4
Bitstream gen
#25
NouranAbdelaziz
closed
5 months ago
1
Clear redesign
#24
passant5
closed
1 year ago
0
Fixing hold violations
#23
mo-hosni
closed
1 year ago
1
Added and2_9bits and and_latch cocotb tests
#22
M0stafaRady
closed
1 year ago
0
Added and2_9bits and and_latch cocotb tests
#21
M0stafaRady
closed
1 year ago
0
Cocotb updates
#20
M0stafaRady
closed
1 year ago
0
simulation stuck while programing the fpga with some designs
#19
M0stafaRady
closed
1 year ago
2
Remove old generated files from RTL-dev branch
#18
marwaneltoukhy
opened
1 year ago
0
Cocotb updates
#17
M0stafaRady
closed
1 year ago
10
How to run interactive mode for "fpga_core"
#16
msaideroglu
opened
2 years ago
0
"synth_top.tcl" is missing
#15
msaideroglu
closed
2 years ago
0
TapeOut: 2020-07 Unused power signal mismatch
#14
d-m-bailey
opened
2 years ago
2
TapeOut: 2020-07 gpio_defaults_block not replaced in caravel.v
#13
d-m-bailey
opened
2 years ago
0
TapeOut: 2020-07 Older version of simple_por layout
#12
d-m-bailey
opened
2 years ago
0
TapeOut: 2020-07 Unconnected buffer inputs
#11
d-m-bailey
opened
2 years ago
0
make setup fails
#10
abdullahyildiz
opened
2 years ago
0
Clear signoff
#9
marwaneltoukhy
closed
2 years ago
0
Clear signoff
#8
marwaneltoukhy
closed
2 years ago
0
PDK setup fails
#7
abdullahyildiz
closed
2 years ago
1
Clear signoff
#6
marwaneltoukhy
closed
2 years ago
0
Possible OpenLane version issue
#5
abdullahyildiz
closed
2 years ago
1
Io fix
#4
marwaneltoukhy
closed
2 years ago
0
Location constraints in pin.cfg cause OpenLane flow to fail
#3
abdullahyildiz
closed
2 years ago
2
Fabric Netlist Reproducing
#2
ghost
opened
2 years ago
0
Dv test
#1
jeffdi
closed
2 years ago
0