issues
search
f4pga
/
ideas
Random ideas and interesting ideas for things we hope to eventually do.
86
stars
9
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Create a really good library for parsing / producing SDF files
#17
mithro
opened
6 years ago
13
Convert the Verilog to Routing test runner from Perl to Python
#16
mithro
opened
6 years ago
8
Symbiflow package manager
#15
dvc94ch
opened
6 years ago
8
Package all of SymbiFlow dependencies into a conda repository
#14
mithro
opened
6 years ago
2
Fixes link and typo
#13
sarahmaddox
closed
6 years ago
0
Convert SymbiFlow and it's dependencies to Meson
#12
mithro
closed
5 years ago
1
Add a Verilog / SystemVerilog support to Sphinx
#11
mithro
opened
6 years ago
18
Apply prjxray ideas to document the bitstream for Spartan 6 parts
#10
mithro
opened
6 years ago
5
Make the in-code comments in Verilog To Routing into doxygen compatible
#9
mithro
opened
6 years ago
5
Convert yosys documentation to be sphinx compatible
#8
mithro
opened
6 years ago
1
Create a JSON schema for the Yosys JSON format.
#7
mithro
opened
6 years ago
3
Add support for reading EDIF to Yosys
#6
mithro
opened
6 years ago
5
Add support EDIF to Verilog to Routing
#5
mithro
opened
6 years ago
2
Rewrite the xml parser in vpr to be based on DTD and auto generated.
#4
mithro
opened
6 years ago
7
Rewrite the `.echo` file output from vpr to be auto-generated.
#3
mithro
opened
6 years ago
2
Create a parser for the XDC file format
#2
mithro
opened
6 years ago
2
Create a parser for the UCF file format
#1
mithro
opened
6 years ago
1
Previous