issues
search
google
/
pcbdl
PCB Design Language: A programming way to design schematics.
Other
151
stars
23
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Updating setup.py for minor fixes
#33
Infinite-Blue-1042
opened
3 years ago
0
Fix svg exporting
#32
maxschommer
opened
3 years ago
2
global_context.autoname() causes every wire to be labeled ANON_NET in SVG
#31
maxschommer
opened
3 years ago
0
view is not defined
#30
maxschommer
closed
3 years ago
0
generate_svg does nothing
#29
maxschommer
opened
3 years ago
1
RefdesRememberer broken due to capacitor value change
#28
amstan
opened
3 years ago
0
Use of LED leads to for-pcbdl netlistsvg crash
#27
amstan
opened
3 years ago
0
How to export .netlist file and svg or HTML. please provide one example.
#26
dev-techshlok
closed
4 years ago
1
saved_net = Net() ^ R() ^ Net() on one line
#25
amstan
opened
4 years ago
2
SKiDL?
#24
brainstorm
closed
4 years ago
2
Make autoname work without file argument
#23
kasbah
closed
4 years ago
1
servo_micro netlist output should match cadence netlist output
#22
amstan
closed
4 years ago
0
Write tests for RefdesRememberer
#21
amstan
opened
4 years ago
0
^ Carrot/series operator tests
#20
amstan
opened
4 years ago
2
Part.refdes should have a setter with more checks
#19
amstan
opened
4 years ago
0
Wire Bundles/Ports
#18
amstan
opened
5 years ago
0
Reorganize modules
#17
amstan
opened
5 years ago
0
Multiple GND symbols
#16
kiavash-at-work
opened
5 years ago
2
html: fixed bug with not populated
#15
kiavash-at-work
closed
5 years ago
0
Better part fields framework
#14
amstan
opened
5 years ago
1
Have a version for design files
#13
kiavash-at-work
opened
5 years ago
0
Eagle input module
#12
kiavash-at-work
opened
5 years ago
1
Net names + airwires
#11
amstan
opened
5 years ago
4
Larry VCCs
#10
amstan
opened
5 years ago
0
Not populated in SVG
#9
amstan
opened
5 years ago
0
BOM
#8
amstan
opened
5 years ago
0
ERC
#7
amstan
opened
5 years ago
0
Kicad input module
#6
amstan
opened
5 years ago
1
Kicad netlist output module
#5
amstan
opened
5 years ago
1
Improve Consistent/Deterministic refdeses
#4
amstan
opened
5 years ago
3
Add tests for connection lines starting from pins
#3
amstan
opened
5 years ago
1
Not populated in HTML
#2
kiavash-at-work
closed
5 years ago
1
Show error when multiple parts with the same ref.des. in schematic
#1
kiavash-at-work
closed
5 years ago
1