issues
search
ipbus
/
ipbb
IPbus Builder Tool
GNU General Public License v3.0
12
stars
12
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Fail dependency parsing in case of undefined variables
#208
jhegeman
opened
2 days ago
0
"ipbb ipbus gendecoders" command does not work
#207
dddlcc
opened
1 week ago
4
Introduce a feature to run small simulations/tests as Vivado projects
#206
jhegeman
closed
3 weeks ago
3
ModelSim: Fix bug in handling of VHDL2008 files
#205
tswilliams
closed
5 months ago
0
ipbb add: Git clone fixes
#204
tswilliams
closed
5 months ago
0
Fixes error when checking out git revision
#203
DavidMonk00
closed
5 months ago
1
Implement the use of '\' for line continuation in dependency files
#202
jhegeman
closed
5 months ago
1
Raise SystemExit(1) instead of ClickException in 'dep report'
#201
jhegeman
closed
6 months ago
0
Make sure to return non-zero exit code for 'dep report'
#200
jhegeman
closed
6 months ago
0
Apply the work-around for the 'IPBB terminal' hanging to all OS's
#199
jhegeman
closed
6 months ago
2
Improve ipbb add symlink behaviour
#198
jhegeman
closed
6 months ago
0
Improve support for .tcl constraints files
#197
jhegeman
closed
6 months ago
3
Add depfile flag for VHDL 2019 standard
#196
tswilliams
closed
7 months ago
0
Add --depth option for cloning git repos
#195
tswilliams
closed
6 months ago
0
Add support for VHDL 2019 standard
#194
tswilliams
closed
7 months ago
0
Robustify address decoder generation
#193
jhegeman
closed
7 months ago
0
Robustify the RHEL8 check and fix a typo
#192
jhegeman
closed
7 months ago
2
Set depth when adding git repository
#191
DavidMonk00
closed
6 months ago
0
Work-around for stuck terminal on RHEL8-based systems
#190
jhegeman
closed
10 months ago
1
Depfile errors: Wrap filenames onto next line
#189
tswilliams
closed
10 months ago
0
`ipbb add symlink` always creates absolute links
#188
thasti
opened
1 year ago
0
Handle non-existent command groups during project generation
#187
thasti
closed
10 months ago
1
`ipbb vivado generate-project` throws exception when when not defining any .tcl/vhdl2008/library files
#186
thasti
closed
10 months ago
0
gitignore: ignore egg-info files
#185
thasti
closed
10 months ago
0
gendecoders: add command line option for generator template file
#184
thasti
closed
10 months ago
2
Dev/awr/add coe
#183
awr01
opened
1 year ago
1
ippb
#182
Charles-XuXingchen
opened
1 year ago
0
Make the generation of IPBus address decoders respect addr_table dir substructure
#181
jhegeman
closed
10 months ago
1
Bump future from 0.18.2 to 0.18.3
#180
dependabot[bot]
opened
1 year ago
0
Avoid Vivado (2021.2 only?) throwing errors due to repeated calls to set_msg_config
#179
jhegeman
closed
1 year ago
0
Bump ipython from 7.16.3 to 8.10.0
#178
dependabot[bot]
opened
1 year ago
0
Cleanup
#177
alessandrothea
closed
1 year ago
0
Fixes missing diff printouts
#176
alessandrothea
closed
1 year ago
0
Bugfix/click version
#175
alessandrothea
closed
1 year ago
0
Fixing unittests
#174
alessandrothea
closed
1 year ago
1
Fixing dep report pager bug
#173
alessandrothea
closed
1 year ago
0
Enhancement/duplicate par warning
#172
alessandrothea
closed
1 year ago
0
Tentative fix for vivado project generator.
#171
alessandrothea
closed
1 year ago
0
Bugfix/vivado command order
#170
alessandrothea
closed
1 year ago
0
Fixes duplicate commands
#169
alessandrothea
closed
1 year ago
0
`ipbb vivado sim` ?
#168
thesps
opened
2 years ago
0
Fixes several small bugs introduced with 2022c
#167
alessandrothea
closed
2 years ago
0
Turn spurious IP upgrade warnings into info messages
#166
jhegeman
opened
2 years ago
4
Setting sim.library
#165
thesps
closed
2 years ago
3
Fixing missing import/cyclic deps (following #162 )
#164
alessandrothea
closed
2 years ago
1
Source file attribute - verilog header
#163
tj710
opened
2 years ago
0
Add and fix a few missing/cyclic imports
#162
jhegeman
closed
2 years ago
2
Add missing cprint import in context/__init__.py
#161
jhegeman
closed
2 years ago
1
Support for pkg_lib mapping
#160
alessandrothea
closed
2 years ago
0
Verilog Header files support
#159
alessandrothea
opened
2 years ago
6
Next