-
**Describe the bug**
Eg in the following:
![image](https://user-images.githubusercontent.com/875184/105618469-6ba50880-5ddf-11eb-8de1-cd71c33a947b.png)
`BAZ` is not highlighted as `FOO` and…
-
(1)Is this function only available using the questasim tool?
(2)I run the following command.
```
cd ara
make -C apps bin/hello_world vcd_dump=1
make -C hardware simc app=hello_word vcd_dump=1
…
-
Hi Nidin Chandran I have a small gift for you. If you like to learn about the system verilog, VHDL & Risc-V assembly then there are a links which can help you.
Link 1 Sarah Harris & David Harris Digi…
-
Hi all-- first, I actually have the TexElec hardware, but from what I understand, on the bus it should be the same.
It disables the joystick port (like the model 56) because of conflicts with SCSI …
mlyle updated
3 years ago
-
I stumbled upon an interesting bug. Linux is unable to boot if the memory size is above 512mb. In litex BIOS the whole ram passes the tests and its working but as linux start to boot it cant boot if I…
-
### Background Work
- [X] Yes, I searched the [mailing list](https://groups.google.com/forum/#!forum/firesim)
- [X] Yes, I searched [prior issues](https://github.com/firesim/firesim/issues)
- [X]…
-
### Problem description
I'm using AstroNvim with Mason, and I have black, ruff, and pyright installed. For some reason Pyright isn't attached and is not working in neovim. It works via terminal. Ho…
-
```python
class A(metaclass=abc.ABCMeta): pass
class B: pass
A.register(B)
a: A = B() # currently E: Incompatible types in assignment (expression has type "B", variable has type "A")
print(isins…
-
### Is there an existing CVA6 task for this?
- [X] I have searched the existing task issues
### Task Description
I have been reading the CVA6 code for a few weeks now and I'm struggling to understa…
-
@umarcor @LarsAsplund @JimLewis @eine @suzizecat @Paebbels @nfrancque I have been talking a bit with @qarlosalberto about potentially creating a sphinx builder/autodoc plugin for HDL, although I'm mor…