issues
search
riscv
/
riscv-fast-interrupt
Proposal for a RISC-V Core-Local Interrupt Controller (CLIC)
https://jira.riscv.org/browse/RVG-63
Creative Commons Attribution 4.0 International
245
stars
49
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Access to mnxti with non-zero immediates
#280
silabs-oysteink
closed
2 years ago
3
Ambiguous description for non-CSRRW variants of xscratchcsw and xscratchcswl description.
#279
Silabs-ArjanB
closed
2 years ago
0
inhv pseudo code clarification attempt
#278
dansmathers
closed
2 years ago
0
CSIP #12 to #16
#277
JamesKenneyImperas
closed
2 years ago
4
#275 clarify hwvector text
#276
dansmathers
closed
2 years ago
1
spec refers to hardware vector table as a load
#275
dansmathers
closed
2 years ago
5
xinhv sail pseudo code seems misleading
#274
dansmathers
closed
2 years ago
3
change inhv to xinhv
#273
dansmathers
closed
2 years ago
0
xret pseudo Sail code
#272
Silabs-ArjanB
closed
2 years ago
4
xinhv or inhv?
#271
Silabs-ArjanB
closed
2 years ago
1
pull proposal for issue #221
#270
dansmathers
closed
9 months ago
2
STIP CLIC implementation note for issue #222
#269
dansmathers
closed
2 years ago
1
text clarification for #267
#268
dansmathers
closed
2 years ago
0
Accessing mscratchcsw and mscratchcswl
#267
silabs-oysteink
closed
2 years ago
2
clarify reference to risc-v profiles
#265
dansmathers
closed
2 years ago
0
clearly define CLINT mode
#264
dansmathers
closed
2 years ago
0
STIP CLIC implementation note for issue #222
#263
dansmathers
closed
2 years ago
1
software vectoring clarification for #191
#262
dansmathers
closed
2 years ago
0
clarification for issues #239, #228
#261
dansmathers
closed
2 years ago
0
csip interrupt ordering clarification for issue #219
#260
dansmathers
closed
2 years ago
0
clarify clicintattr.mode WARL behavior
#259
dansmathers
closed
2 years ago
0
define CLINT mode as mtvec.mode = 00/01
#258
dansmathers
closed
2 years ago
0
define CLINT mode and change "original" to CLINT
#257
dansmathers
closed
2 years ago
0
update comparison to PLIC/APLIC/CLIC with regards to level-sensitive …
#256
dansmathers
closed
2 years ago
0
Clarify CLIC/CLINT mode interaction
#255
JamesKenneyImperas
closed
1 year ago
14
pull for #248/249
#254
dansmathers
closed
2 years ago
0
pull for issue #100
#253
dansmathers
closed
2 years ago
0
Missing back cover image?
#252
jimmysitu
closed
2 years ago
1
review EABI proposal
#251
dansmathers
closed
2 years ago
1
N-extension CSR addresses conflicts with latest riscv-spec
#250
silabs-hfegran
closed
2 years ago
0
Mode should be split into original CLINT two-bit mode, and new CLIC four-bit field
#249
kasanovic
closed
2 years ago
1
Hypervisor mode should be discussed.
#248
kasanovic
opened
2 years ago
2
Behavior when MPP is two-bits wide and hypervisor not implemented
#247
kasanovic
closed
1 year ago
2
updating text to match table for issue #245
#246
dansmathers
closed
2 years ago
0
Inconsistency in mtvec CLIC mode
#245
romanheros
closed
2 years ago
1
Debug trigger behavior
#244
divan0v
closed
2 years ago
2
pull for issue #220
#243
dansmathers
closed
2 years ago
0
is spike support required?
#242
dansmathers
opened
2 years ago
4
for issue #240 - change pseudocode for mscratchcsw to use mstatus.mpp
#241
dansmathers
closed
2 years ago
1
mscratchcsw defined using mcause.mpp instead of mstatus.mpp
#240
pashenden
closed
2 years ago
3
dret should honor inhv
#239
kasanovic
closed
2 years ago
1
pull for #202
#238
dansmathers
closed
2 years ago
0
pull for #225
#237
dansmathers
closed
2 years ago
0
xcause field behavior on exceptions/traps clarification
#236
dansmathers
closed
2 years ago
0
is xcause.pil updated on exceptions as well?
#235
dansmathers
closed
2 years ago
4
xnxti pseudo-code clarification for issue #233
#234
dansmathers
closed
2 years ago
0
clic.priv/clic.level/clic.id not well defined in mnxti pseudo-code
#233
dansmathers
closed
2 years ago
1
Inconsistency in return address computation
#232
Silabs-ArjanB
closed
2 years ago
1
pull for proposed reformat of xcliccfg #96
#231
dansmathers
closed
1 year ago
0
explicit reference that xepc set to table load address on trap while xcause.xinhv is set?
#230
dansmathers
closed
2 years ago
3
Previous
Next