sld-columbia esp issues

sld-columbia / esp

Embedded Scalable Platforms: Heterogeneous SoC architecture and IP integration made easy

Other

312 stars 102 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

ESP Release 2024.2.0

#231 jzuckerman closed 6 days ago
0
update release notes for 2024.2.0

#230 jzuckerman closed 6 days ago
0
Clang format for stratus accelerators

#229 klchiu opened 1 week ago
0
Blitzcoin: distributed coin-based DVFS for accelerators

#228 jzuckerman closed 2 weeks ago
0
Pad integration dev with dual port memories for asic fixed

#227 maico-cassel closed 3 weeks ago
0
Pad integration with memory integration fixed for dual port

#226 maico-cassel closed 3 weeks ago
0
Multicast NoC for accelerator P2P

#225 jzuckerman closed 4 weeks ago
0
Regression Flow

#224 marianabuhazi opened 1 month ago
0
Linting Scripts

#223 marianabuhazi closed 2 weeks ago
1
All Files Linted

#222 marianabuhazi opened 1 month ago
0
Clarification on the ESP NoC

#221 HamasWaqar closed 2 months ago
1
Bootloader hangs on ESP soc includes nvdla on VCU128

#220 mahmed1986 closed 2 months ago
1
NVDLA does not work with Leon3 on 64-bit DMA NoC

#219 jzuckerman opened 3 months ago
0
Update release notes for 2024.1.0

#218 jzuckerman closed 3 months ago
0
ESP Release 2024.1.0

#217 jzuckerman closed 3 months ago
0
Update release notes for 2024.1.0

#216 jzuckerman closed 3 months ago
0
Configurable NoC width for DMA and coherence planes

#215 jzuckerman closed 4 months ago
0
clang-format for stratus accelerators

#214 klchiu closed 5 months ago
0
small fix for GUI and esplink

#213 B07901087 closed 1 month ago
2
ESP NoC support for multicasting for 6 Destinations

#212 va2465 closed 3 months ago
0
Noc

#211 va2465 closed 6 months ago
0
How to use the debug signal of an accelerator

#210 LucaUrbinati44 opened 7 months ago
0
Alternatives of listed FPGA boards

#209 OlinLai closed 8 months ago
1
Missing NV_NVDLA.verilog and Collecting generated RTL files

#208 yccai36 closed 3 months ago
4
Pad integration

#207 maico-cassel closed 3 months ago
0
Can't Program Xilinx VC707 Board in Single-Core SoC Tutorial

#206 HelpDesperatelyNeeded closed 3 months ago
4
Trying to make single-core SoC tutorial work for Nexys A7-100T

#205 HelpDesperatelyNeeded opened 11 months ago
2
Internal compiler error when trying to build risc-v toolchain for ariane processor

#204 HelpDesperatelyNeeded opened 11 months ago
0
Problem running simulation in tutorial for designing a single core soc

#203 HelpDesperatelyNeeded closed 11 months ago
3
Runtime Reconfigurable DMA

#201 apm98 closed 1 year ago
0
Dma reconfig

#200 Eva-Gupta closed 1 year ago
1
Modified test sequence as per standalone controller simulation

#199 saivittalb closed 4 weeks ago
0
Xcelium cannot simulate for single-core(Ibex) SoC using the repo configuration from official Docker image

#198 SaltedFishLZ closed 1 year ago
2
Cannot find required source file '*_localmem_asic.sv'

#197 SaltedFishLZ closed 1 year ago
3
ESP Asic Memory Integration Flow Stratus Compliant

#196 maico-cassel closed 1 year ago
0
Integrate DPR HW implemenation into ESP

#195 biruk-belay closed 3 months ago
0
Replace router with SystemVerilog implementation

#194 paulmnt closed 1 year ago
0
Linux Support for DPR

#193 biruk-belay closed 1 year ago
0
Update vortex branch

#192 jzuckerman closed 1 year ago
0
State of ZCU102 support

#191 StefMassin opened 1 year ago
2
:bug: fix in apb2jtag to get Leon3 sim to compile

#190 jzuckerman closed 1 year ago
0
Integrating DPR into ESP

#189 biruk-belay closed 3 months ago
0
P2P only works if accelerators are set to operate in non-coherent mode

#188 jzuckerman closed 3 months ago
1
ESP 2023.1.0

#187 jzuckerman closed 1 year ago
0
Update documentation for 2023.1.0

#186 jzuckerman closed 1 year ago
0
:sparkles: new Sinkhorn (Stratus HLS) and SVD (Vivado HLS) accelerators

#185 jzuckerman closed 1 year ago
0
Vortex + ESP integration development

#184 srivatsanrr closed 1 year ago
0
allow coexistence of ethernet and IO link for ASIC designs

#183 jzuckerman closed 1 year ago
0
How to change the clock frequency of a SoC prototyped on a xc7v2000t profpga

#182 LucaUrbinati44 opened 1 year ago
0
Reading Clock cycles

#181 Capoz1898 closed 1 year ago
1