westerndigitalcorporation swerv_eh1_fpga issues - Githubissues

westerndigitalcorporation / swerv_eh1_fpga

FPGA reference design for the the Swerv EH1 Core

Apache License 2.0

64 stars 22 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

initializing issue while running the swerv core on zed board

#8 rajat-agnisys closed 4 years ago
1
Synthesis error

#7 EyssK closed 4 years ago
1
An error happened when GDB try to connect to openocd

#6 qiongao closed 4 years ago
1
Changes have been done to nexys4ddr_refprj.tcl file to fix compatibility

#5 ZvonimirBandic opened 5 years ago
0
Could you please show the utilization of the SoC?

#4 hyf6661669 closed 5 years ago
2
JTAG

#3 mongsim closed 5 years ago
3
getting error when Tcl script is executing in vivado 2018.2

#2 mayank2016 closed 5 years ago
1
OpenOCD complains about the debug module version

#1 kaidoho closed 5 years ago
6