-
I successfully tried the commands in http://vunit.github.io/cli.html#example-session
However, when I try either `python run.py --gui lib.tb_example.all &` or `python run.py --g lib.tb_example.all &`, …
-
Hi,
I am currently trying to simulate a design using this DataFlash model:
http://www.adestotech.com/sites/default/files/tools_download/DataFlash_Vhdl_model.zip
While the simulation itself does run,…
-
Hi,
Sorry, I'm not sure this is a bug, but I can't seem to find any documentation on this. Using `yield ReadOnly()` seems to delay the simulation to the falling edge of my clock, but I have no idea h…
-
The core device analyzer outputs RTIO slack as a 64-bit float expressed in seconds. It is nice to plot it with an analog view in GtkWave, but the latter only supports integer values there, resulting i…
-
## Description and Links
[Here is the link to the line in question](https://github.com/uarc/core0/blob/e27c93e87d252a536336cd08566c24cdeec99c3c/src/conveyor_control.sv#L104). In this circumstance, th…
-
###### Important
Read me first: [Bug reports](https://github.com/rmarquis/pacaur/wiki/Bug-reports)
AND FOR GODS SAKE, do not ask support questions on the bug tracker. I'm not here to fix your fr…
-
---
Author Name: **Shivam Choudhary** (@shivamchoudhary)
Original Redmine Message: 1862 from https://www.veripool.org
---
Hi,
I am trying to compile Altera's RAM, it has a construct as shown be…
-
We would like to add support for GHDL. There are some blockers though:
1. GHDL does not allow setting top level generics during elaboration from the command line. We rely on this feature quite a lot t…
-
https://gist.github.com/cae66f021b5f855618f7
-
Invisible scrollbars, missing button boarders, invisible highlights, etc. Bluebird is also affected. DarkOrangeBird and Blackbird are not affected.