-
**LEC Formality Error code errors reported in csrng_reg_top.sv**
Warning: You are using the unique case but some items may overlap. (Signal: addr_hit[0] Block: /csrng_reg_top File: RTL/csrng_reg_to…
-
### Problem
This is a fairly niche case, but I'm developing an extension that uses `FormComponent` to render a form. Within the form schema there are two select options represented as such:
…
-
Hi @Dolu1990
There is a simple example:
```
import spinal.core._
import spinal.lib._
import spinal.core.sim._
case class bootTest() extends Component {
val pc=out UInt(8 bits) setAsReg() ini…
-
# Description
A clear and concise description of what the bug is.
# Reproducing the bug
## Versions
- systemc-clang: [i.e. 0.1]
- CXX compiler: [i.e. clang-7.0.0]
- CXX flags: [i.e. llvm-c…
-
A couple of questions first
- Your IDE/editor (e.g. vscode, emacs,...) you use with verible LSP ?
- VS Code
- IDE version:
- 1.82.2
- What other SystemVerilog plugins are active alongs…
-
This may be related to #1004 and #1105 but there signal was accessed in verilog module from VHDL top. My problem may also be missing feature due to use of 32 bit Modelsim delivered with Quartus softwa…
-
Update: 4-june-2016
Finaly made it to the short answer: ... YES:
https://github.com/the-snowwhite/mksocfpga_hm3/tree/hostmot3
The pinmux functionality adds about 2-3% gates to the "standard" 1 GPIO …
-
The SystemVerilog 2017 LRM section _25.10 Access to interface objects_ explicitly defines access to types defined inside interfaces.
When trying to do this in Verilator I get:
```
%Error-UNSUPPOR…
-
These are the most useful languages for hardware designers. Really appreciate it if they could be added!
-
I am attempting to build the DPU TRD for the vck190 using the provided Vitis flow. I have followed the README documentation in the TRD downloaded from [here](https://www.xilinx.com/bin/public/openDown…