chipsalliance caliptra-rtl issues

chipsalliance / caliptra-rtl

HW Design Collateral for Caliptra RoT IP

Apache License 2.0

65 stars 36 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

RFC 3394 Key Wrap support

#599 bluegate010 opened 20 hours ago
0
[TB] Fix coverage interface connections/parameters/coverpoints for AXI

#598 calebofearth closed 1 day ago
0
[DOC] Clarify when fuses may be written in integ spec

#597 calebofearth closed 2 days ago
0
Register type RWL-S are NOT locked after the first write

#596 lindadong919 closed 2 days ago
2
Add SHA restoration feature for SPDM

#595 mojtaba-bisheh opened 1 week ago
0
Crypto enhancement

#594 mojtaba-bisheh opened 2 weeks ago
1
[RTL] Add new AXI modules; standalone module checkin with no integration

#593 calebofearth closed 2 weeks ago
0
Do KV slots have error correction/detection?

#592 bluegate010 opened 2 weeks ago
1
Package Macro potential issue

#591 nikola-kovacevic-ns opened 2 weeks ago
1
[RTL] Convert APB interfaces to AXI and add DMA

#590 calebofearth closed 6 days ago
1
Adding hmac512 for hybrid mode

#589 mojtaba-bisheh closed 2 weeks ago
2
Adding hmac512 for hybrid mode

#588 mojtaba-bisheh closed 3 weeks ago
1
Add coverage report

#587 kiryk opened 3 weeks ago
2
[UVM] Fixes for error prediction edge cases and some scoreboard race conditions

#586 calebofearth closed 3 weeks ago
0
updated ecc uvm and cov for ecdh changes

#585 mojtaba-bisheh closed 3 weeks ago
2
Adding hmac512 for hybrid mode

#584 mojtaba-bisheh closed 3 weeks ago
1
updated ECDH

#583 mojtaba-bisheh closed 3 weeks ago
1
Can I change Caliptra Frequency during run ROM/FMC/FW from SoC?

#582 byunggu-jo opened 4 weeks ago
0
Extend Fuse/FE to 512-bits, Update HMAC384 to HMAC512 to meet PQC ML-DSA-87 requirement

#581 mojtaba-bisheh opened 4 weeks ago
0
Keyvault key width increase to 512 bits

#580 Nitsirks opened 1 month ago
0
Caliptra security level in hybrid mode (PQC+ECC)

#579 mojtaba-bisheh opened 1 month ago
0
Add new straps/macros to define Caliptra Subsystem addressing

#578 calebofearth opened 1 month ago
1
Adding ECDH feature to ECC engine

#577 mojtaba-bisheh closed 1 month ago
6
[UVM,DOC] Define AHB address alignment requirements and enforce in UVM test env

#576 calebofearth closed 1 month ago
4
Rules for AHB access alignment require clarification

#575 calebofearth closed 1 month ago
0
Clarification about BootFSM_GO register programming requirement

#574 myviewfinder opened 1 month ago
0
Conflicting requirement in Caliptra fuse register reset and lock definition

#573 myviewfinder opened 1 month ago
0
Mismatch between Caliptra Integration Specification and Hardware Specification on JTAG interface

#572 myviewfinder opened 1 month ago
0
[DOC] Clarify timing requirements for cptra_pwrgood and cptra_rst_b

#571 calebofearth closed 1 month ago
1
Integration doc - use RTL signal names

#570 steven-bellock opened 1 month ago
3
Integration docs: Add recommended TRNG self-test thresholds.

#569 korran opened 1 month ago
0
Issues when simulating CSRNG and ENTROPY_SOURCE

#568 diswd opened 1 month ago
2
Caliptra 2.0 FIPS support

#567 bharatpillilli opened 2 months ago
0
PQC interaction with DICE, KV & required fuse support

#566 bharatpillilli opened 2 months ago
0
Add OCP streaming boot support in Caliptra

#565 bharatpillilli opened 2 months ago
0
Add AXI manager and DMA capability support for Active Caliptra mode

#564 bharatpillilli closed 6 days ago
1
Replace APB with AXI Sub and remove the need for SOCs to gasket APB<->AXI

#563 bharatpillilli closed 6 days ago
2
Adams bridge integration into Caliptra 2.0

#562 bharatpillilli opened 2 months ago
0
Some internal soc_ifc registers are unnecessarily exposed as RO to the SoC

#561 jhand2 opened 2 months ago
4
ECDH

#560 mojtaba-bisheh closed 2 months ago
0
gha: verilator: Add '--locked' to sccache install

#559 wkkuna closed 1 month ago
8
Dummy README update -- Delete this PR

#558 calebofearth closed 1 month ago
0
Questions related to Caliptra key management, trust measurement, power consumption and performance

#557 diswd opened 2 months ago
7
Some modules cannot be simulated

#556 diswd closed 1 month ago
4
Clarification on how to drive trng data in external and internal trng mode

#555 ayanavachakraborty opened 2 months ago
6
Add test for JTAG during uC reset

#554 robertszczepanski opened 3 months ago
0
Release 1.0.2 sign-off checklist

#553 calebofearth opened 3 months ago
3
[DOCS] Update formatting in Release Notes for 1.1

#552 calebofearth closed 3 months ago
0
No main_sm_state field in debug_status definition in entropy_src.sv

#551 Llin-123 opened 3 months ago
3
Update Hardware Specifications to Indicate Two SHA512 core instances

#550 dbids opened 3 months ago
0