-
In my design, I am using Xilinx BRAM IPs that were generated for a specific FPGA board. In my core file, in the synthesis part, I am referencing this IP as below:
```
filesets:
rtl:
…
-
Summary
When trying to introduce a shift left code, where I want to initialize a value by shift the number 1 into a vector:
full_length = 16
q = Signal(modbv(0)[full_length:])
…
-
Verilator does not allow DPI-C imported tasks cannot pass simulation time, else they get deadlocked as per this issue: #4225, unlike other simulators (Vivado xsim...).
### My use case:
I am buildi…
-
Do you want access to the Fossil repository? Maybe this could be kept on a branch, of course that is up to you what you prefer! :-)
-
In the following two code snippets, y is the output wire.
```
assign y = {
forvar19
};
```
```
assign y = {
wire7,
forvar19
};
```
…
-
**Description**
ghdl-gcc and ghdl-llvm both produce a binary when building the FPGA target of microwatt, but ghdl-mcode does nothing.
**Expected behaviour**
I'm expecting an error, or a binary. I…
-
I have noticed that as soon as I declare a clocking in a SystemVerilog interface, both blocking and non-blocking assingments to the signals of all instances of the interface are ignored. This happens …
-
**ENV:**
vcs version: VCS-MX2018.09-SP2
riscv64-unknown-elf-* version: 9.2.0
**PROBLEM:**
I added VCS_DEBUG into Makefile when buildng vcs:
 files are used by physical implementation tools to perform power estimation and optimization, based on signal switching activity extracted from simulations…
-
## UVM simulation support for xsim (Vivado)
Hello everyone! When looking into the core-v projects, it seems to me that currently there is no support for a non-cost simulator that runs UVM tests. Sinc…