-
The issue is found in the documentation of the I2CMaster within the litex/soc/cores/bitbang.py file, at
[line 44](https://github.com/enjoy-digital/litex/blob/master/litex/soc/cores/bitbang.py#L17).
…
-
Subscribe to this issue and stay notified about new [daily trending repos in Verilog](https://github.com/trending/verilog?since=daily)!
-
Is that an oxymoron?
Does Kvasir apply to an embedded linux implementation?
We are using an SOC that includes APUs that run an embedded linux as well as RPUs that look more like a traditional m…
-
Hi everyone!
I am using an xcku035 FPGA, which is not listed in the following link:
https://github.com/Xilinx/Vitis_Embedded_Platform_Source/tree/2024.1/Xilinx_Official_Platforms
Is this going …
-
Hi,
I was wondering if is it possible to use blue-rdma IP to enable the RDMA stack on the FPGA and connect it to the TX and RX interface of the Ethernet subsystem on the FPGA?
In addition, I tr…
-
**Description**
ghdl-gcc and ghdl-llvm both produce a binary when building the FPGA target of microwatt, but ghdl-mcode does nothing.
**Expected behaviour**
I'm expecting an error, or a binary. I…
-
In this step we need to use a different Flash offset address than the original 128K that was used by BrunoLevy in his tutorial. The Gatemate toolchain creates a bigger FPGA bitstream file that exceeds…
fm4dd updated
10 months ago
-
When running `make env` from the root directory everything passes fine. Later if any of CMake scripts gets modified and a command `make ` is invoked CMake tires to re-generate related Makefiles. Then …
-
Hello KAWAZOME Ichiro,
I want to work with my project that i developped on quartus but, when I want to change .dts and .rbf, kernel doesn't work. I think i have to work with dtbocfg-ctrl but I don't …
-
Hello! I was working in the FPGA - SDRAM Communication project. All was going fine up to the part of the U-boot programming.
In instruction # 4:
"""
Now we load the rbf file into memory and then …