-
How to force Yosys to use a particular cell in the library? In the library, sometimes we have multiple cells that have the same function (say, DFF) but with different timing, area and power. For examp…
-
hello everyone, I'm new in this field and I need help concerning using hls4ml with vivado accelerator backend " imusing vivado2019.2 ", after I build my CNN following tuto 6 and trying to generate t…
-
What are the top three pain points of OpenROAD for chip design?
@antonblanchard
@arlpetergadfort
@maliberty
@proppy
-
Hi everyone! We've recognized two ways to capture VoiceOver's utterances as textual data: by installing a "voice" which broadcasts the stream of data it receives from the operating system, or by repea…
-
> Matbench is an ImageNet for materials science; a curated set of 13 supervised, pre-cleaned, ready-to-use ML tasks for benchmarking and fair comparison. The tasks span a wide domain of inorganic mate…
-
As discussed within the fisheries board in Impact and Adaptation team, I would like to propose two new standard names.
Name: turb
Title: Turbidity of Coastal Runoff and seawater
CF Standard Nam…
-
With #1145, Calyx has rudimentary support for memories with sequential read and writes. While the specific implementation of the memory in that PR is a 1-cycle read, 1-cycle write memory, the interfac…
-
Stumbling over RFWUGens via #136, I realised that 'AverageOutput' in that package is quite similar to the 'RMS' Ugen to be found in 'DEINDUgens'. I was wondering, if we should form some very basic UGe…
LFSaw updated
7 years ago
-
Hello,
I have my top module in verilog. I included it in RoccBlackBox.v which is in `rocket_chip/src/main/resources/vsrc/`. I also changed the configuration file Configs.scala in `rocket_chip/src/m…
-
Implement an opcode or opcodes for vocal singing synthesis in Csound, inspired by Vocaloid, Sinsy, and such.
The opcode should take marked up text and some form of vocal model, and synthesize a music…