-
I'd like to begin using the 3U BNC, SMA and RJ45 EEM boards with ARTIQ. Initially this will be using a KC705. Here's the specific path I want to use.
```KC705-> FMC-VHDCI adapter -> VHDCI cable ->…
-
-
At "https://github.com/m-labs/migen/blob/master/migen/build/tools.py#L8" mkdir_noerror() is not capable to make multideph directories. "os.makedirs()" can do this
-
I've been mostly using VHDL, so I'm in the habit of assigning to slices which is causing me some issues with migen.
class Minimal(Module):
def __init__(self):
# Ports
…
-
https://github.com/enjoy-digital/litejesd204b/commit/2011a5f243d1b187420d17f5cceb8893790c5b16#commitcomment-19089435
-
We're potentially interested in adding support for the Ultrascale GTH transceivers for use in a superconducting qubit control system but we can't work with a GPL license
-
This regards phaser2 branch.
- [ ] runtime test mode via serial command line interface is missing
- artiq_flash is not supported for phaser2; manual openocd commands are missing from instruction…
-
A circular shift register:
``` python
class T(Module):
def __init__(self):
self.sr = sr = Signal(8)
self.sync += sr[1:].eq(sr)
# self.comb += sr[0].eq(sr[-1]) # adding t…
-
On a fresh Conda / Artiq installation the dashboard fails with the error:
```
[...]
from PyQt5 import QtCore, QtGui, QtWidgets
ImportError: DLL load failed: The specified module could not be …
-
To be done when we'll figure out a reliable way to apply constraint on signals with Vivado ("dont_touch" signal attribute?)