-
Please can you help how can i set Intel(R) Arc(TM) A770M as default that sycl-ls instead of Device Name: Intel(R) Iris(R) Xe Graphics
As **llama-cpp** is detecting Xe Graphics and running inference t…
-
# [LiteX] QEmu simulation of a LiteX generated SoC
More technical details at [Issue #86: Get lm32 firmware running under qemu to enable testing without hardware on HDMI2USB-misoc-firmware repo](htt…
-
**Issue by [luminize](https://github.com/luminize)**
_Wed Aug 30 13:11:36 2017_
_Originally opened as https://github.com/machinekit/machinekit/issues/1264_
----
Happens when trying to load a differ…
-
In step22, the application expects the app image data to be uploaded into the flash memory at a 1M offset. This step currently fails due to issues with SPI flash access. The issue is that no output is…
fm4dd updated
1 month ago
-
Hello! @Dolu1990, I know you previously answered a similar question on issue #22. I running into the same error on the DE1-SOC which uses a Cyclone V chip. My confusion comes from the fact that you ha…
-
I designed my own CFU to accelate FFT.
However, after `make prog` step was finished successfully, my terminal got stuck somewhere in `make load`.
```
make[3]: Leaving directory '/home/limx/CFU-Play…
-
I have had no luck generating a working DDR3 Verilog module for Digilent NexysVideo Artix-7 FPGA using:
```
{
# General ------------------------------------------------------------------
"…
-
I'm building a shell on VC707 (not _sifive/freedom_ repo). My system works well when the address map can be represented in 32-bit.
. I have linux ru…
-
Hi ikwzm,
This is a great project thank you - I am considering using it on our MPSoC project which is based on U96v2.
Quick questions:
1. I assume the boot image HW is the same as the base U96V…
aawce updated
3 years ago