-
I request that the following data is removed from The Stack:
- TrechNex/mastodome-legacy
- TrechNex/gimp-macos-build
_Note_: If you don't want all resources to be included just remove the el…
-
**Describe the bug**
Note that I'm not an expert in this, but my understanding is that we need a liberty file to do static timing analysis of a ROM when incorporating it into a larger design as a pre…
galv updated
5 months ago
-
When starting klayout, the following error is raised when gdsfactory is not installed causing the pcells not to load:
```
ERROR: /home/proppy/silicon-2-env/share/pdk/gf180mcuC/libs.tech/klayout/tech…
-
Observations:
- Prematching flattens cells that don't have a match in the other netlist. This may cause long run times when comparing fully extracted layout to blackbox srams, for example. *Proposal:…
-
Hi, I saw on the official website of OpenRAM that it supports generating multi-port devices, and the displayed bitcell structure supports at least three ports. However, when I tried to generate a thre…
-
## Expected Behavior
* You are able to use Xyce for doing analog spice simulations inside the skywater-pdk
## Actual Behavior
* It doesn't work
## Comments
I'm creating this bug to tr…
-
When I try to run OpenCache on the default config files, I'm getting this error:
```
nachiket in generator git:(dev*) 24-03-14 11:56AM python3 opencache.py tests/configs/config.py
|==============…
-
**Describe the bug**
executing like this:
python3 $OPENRAM_HOME/../sram_compiler.py myconfig
but errors like this:
ERROR: file globals.py: line 326: Unable to read configuration file: /home/zcz/…
-
When I run sky130_sram_4kbyte_1rw1r_32x1024_8 it shows me 52 DRC errors and 3 LVS errors, but it was using the default settings just after installing OpenRAM
Git commit id: 31d2d7145b7714e3d1624aba…
-
While OpenRAM currently supports RAM and ROM, it would be nice to have some middle ground available: a fuse or antifuse PROM.
spth updated
8 months ago