RTimothyEdwards netgen issues

RTimothyEdwards / netgen

Netgen complete LVS tool for comparing SPICE or verilog netlists

Other

110 stars 25 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Calling an verilog module from spice no longer works.

#94 d-m-bailey opened 3 months ago
2
Possible problem with mixed device types.

#93 d-m-bailey opened 3 months ago
0
Possible problem with verilog port processing

#92 d-m-bailey opened 3 months ago
0
' might be causing problems when used as part of a net name

#91 d-m-bailey opened 5 months ago
0
verilog: Create non-existent nodes if on LHS of `assign`

#90 smunaut closed 1 week ago
1
`assign` doesn't handle implicitely created wires in the LHS

#89 smunaut closed 1 week ago
1
netcmp.c / MatchPins

#88 ymei opened 6 months ago
2
Multiple ports connected with verilog assign do not match.

#87 d-m-bailey opened 9 months ago
4
'M' Property Error on Single PNP

#86 d-m-bailey opened 10 months ago
2
make install fails [tclnetgen.dylib] Error 1

#85 bertgoz opened 11 months ago
3
Using netgen to generate ".sim" files from ".spice" netlists

#84 mhajimorad opened 1 year ago
24
False negative errors

#83 marwaneltoukhy closed 1 year ago
3
netgen doesn't handle attributes correctly or escapes inside escapes.

#82 d-m-bailey opened 1 year ago
2
Verilog ports shorted with assign statements in subcells are not handled correctly.

#81 d-m-bailey opened 1 year ago
7
Netlists created with ext2spice short resistor should be equivalent to those created without

#80 d-m-bailey opened 1 year ago
1
Unable to launch netgen

#79 vijayank88 closed 1 year ago
3
JSON LVS Report doesn't match the text LVS report

#78 donn closed 1 year ago
1
parallel/series reduction of resistor network yields size errors.

#76 d-m-bailey opened 1 year ago
0
Uninitialized count in pnp device count comparison

#75 d-m-bailey opened 1 year ago
9
Unsymmetrical reduction of parameters causes size mismatch.

#74 d-m-bailey opened 1 year ago
0
Altering port lists with duplicate ports causes incorrect connectivity

#73 d-m-bailey opened 1 year ago
7
SIGSEGV during verilog read for mgmt_core_wrapper

#72 d-m-bailey closed 1 year ago
2
C99/Clang Patches

#71 donn closed 1 year ago
1
Missing circuit matching.

#70 d-m-bailey opened 1 year ago
0
gf180mcuC lvs mismatch

#69 kareefardi closed 1 year ago
5
LVS issue when running on gf180mcu

#68 marwaneltoukhy closed 1 year ago
5
parameterized string length and increased to 256

#67 d-m-bailey closed 2 years ago
1
netgen module name size limited to 100 characters

#66 d-m-bailey closed 1 year ago
1
Handle equating of cells with the same name.

#65 d-m-bailey closed 2 years ago
1
N to 1 matching is does not appear to be working

#64 d-m-bailey closed 1 year ago
8
black box flattening

#63 d-m-bailey opened 2 years ago
1
Restore matching circuits if one is empty (but only if pins match).

#62 d-m-bailey closed 2 years ago
2
Proxy pins for implicit verilog pins no longer working

#61 RTimothyEdwards opened 2 years ago
8
netgen generates json with invalid escape sequence

#60 proppy closed 2 years ago
7
Pin match

#59 d-m-bailey opened 2 years ago
5
noflatten option does not work for instance count mismatches

#58 d-m-bailey opened 2 years ago
4
Possible bug in make install script

#57 luccareinehr opened 2 years ago
0
Add warning in installation docs regarding misleading apt-get

#56 luccareinehr opened 2 years ago
0
Add warning in installation docs regarding misleading apt-get

#55 luccareinehr closed 2 years ago
0
Order of verilog files effects LVS results

#54 d-m-bailey opened 2 years ago
2
segfault when combing parallel devices

#53 d-m-bailey closed 2 years ago
6
netgen performance issues

#47 antonblanchard opened 2 years ago
15
Documentation for Comparing SPICE Netlists

#46 thejackal360 opened 2 years ago
1
Improve flattening

#45 d-m-bailey closed 2 years ago
6
Looks like python/lvs_manager.py may have been unintentionally added to the repo.

#44 d-m-bailey opened 2 years ago
1
Decrease instance flattening time and added file number display to fl…

#43 d-m-bailey closed 2 years ago
1
Hash routines (discussion)

#42 d-m-bailey closed 2 years ago
1
Instance flattening (discussion)

#41 d-m-bailey opened 2 years ago
39
Pin matching (discussion)

#40 d-m-bailey closed 2 years ago
3
fix wrong 'hash' being linked in + C99 compat

#39 kammoh closed 3 years ago
4