-
When running `iverilog` on the following program:
```systemverilog
module module_0 #(
parameter id_1 = 32'd92,
parameter id_3 = 32'd50,
parameter id_4 = 32'd25,
parameter id_…
-
I've found that Synlig, unlike Yosys[^1], generates an incorrect netlist for simple counter if the increment value is an integer literal constant specified in hexadecimal format without optional size …
-
I ran into this error while testing some new [ROHD](https://github.com/intel/rohd) SystemVerilog generation for `wire`s. The goal is a module which can support a bidirectional replication operation f…
-
I think it would be a good idea to add a few tests (one specifically for `sqrt`) for the icarus-verilog backend. Perhaps benchmarks as well? This would require some additions to the Github Actions.
-
### Version
Yosys 0.39+165
### On which OS did this happen?
Linux
### Reproduction Steps
Hello, I have been studying string designs in Verilog recently.
Here is the original Verilog de…
-
Add support for icarus-verilog & ghdl but check that parallels isn't installed before installing ghdl
-
**Describe the bug**
While attempting to compile my testbench...
with icarus:
```
Include file ./alu.v not found
error: Unable to find the root module "alu_tb" in the Verilog source.
: Perh…
-
Hi @steveicarus
I am trying to upgrade a working icarus/cocotb test bench to newer versions and it seems that test data is generated but not injected to the DUT. I don't have any errors but I do g…
-
in setting,
set the iverilog path: /opt/homebrew/bin/iverilog
but it said no install iverilog:
由于：Verilog仿真器Icarus未安装，安装iverilog（http://iverilog.icarus.com/）并重新尝试。
-
I am attempting to verify a module with an asynchronous reset, and sby is giving me a counterexample trace that does not seem to match with what I get when simulating with icarus verilog.
`counter.…