TerosTechnology vscode-terosHDL issues

TerosTechnology / vscode-terosHDL

VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!

https://terostechnology.github.io/terosHDLdoc/

523 stars 42 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

verilog snippets error

#632 narutozxp opened 1 day ago
0
Wrong port direction in Module documentation when `ifdef

#631 niciki-niciki opened 1 day ago
0
The autocomplete suggestion does not work for unsaved files.

#630 narutozxp opened 2 days ago
0
verilog testbench

#629 deleteTh opened 1 week ago
2
Schematic generation successfulness depends on project file order if libraries are used

#628 ila-embsys opened 1 week ago
2
chore: add logging to schematic viewer

#627 qarlosalberto closed 1 week ago
0
SystemVerilog package import support

#626 gtaylormb opened 1 week ago
0
Feature: Format selection

#625 ckuhlmann opened 1 week ago
0
Schematic viewer dosen't work

#624 deleteTh opened 1 week ago
7
Fix parser tests

#623 gmartina closed 1 week ago
3
feat: unifies all loggers

#622 qarlosalberto closed 1 week ago
0
quartus: fix retime in all the families

#621 qarlosalberto closed 2 weeks ago
0
feat: use yaml nodejs lib to save/load projects

#620 qarlosalberto closed 4 weeks ago
0
Formatter rules enforcing

#619 knyfi opened 4 weeks ago
5
Win project fix

#618 gmartina closed 4 weeks ago
1
feat: support for configuration file webview

#617 qarlosalberto closed 1 month ago
0
fix: Edam Files format is incompatible with TerosHDL's file format

#616 ila-embsys closed 3 weeks ago
4
feat: support for yosys in colibri with webassembly

#615 qarlosalberto closed 1 month ago
0
Error schematic generation if top units more than one on VHDL files

#614 ila-embsys opened 1 month ago
2
vscode extension TerosHDL doesn't work after installation in vscode

#613 mrBitman opened 1 month ago
2
Error finding raptor

#612 MarkoMk closed 1 month ago
9
Go to definition doesn’t work

#611 NickTxD opened 1 month ago
0
Schematic ERROR: Can't load module `./ghdl'

#610 lithegreat closed 2 months ago
2
Additional Updates for Documenter for System Verilog

#609 joe-belcan opened 2 months ago
1
Vending_Machine

#608 NamDoanDinh opened 2 months ago
0
VHDL code completion improvement (?)

#607 ungultig1 opened 2 months ago
1
fix licence comment symbol bug

#606 gmartina closed 2 months ago
1
Prevent Verilog/SystemVerilog macros being tagged with <code> in HTML…

#605 gmartina closed 2 months ago
0
Fix unwanted formating when generic and/or port names contain "generic" or "port" keywords.

#604 gmartina closed 2 months ago
1
Fixing multiline code in HTML: added logic to use the comment symbol…

#603 gmartina closed 2 months ago
1
"PORT" in the beginning of a VHDL generic name messes up the formatting with Standalone formatter

#602 am9417 opened 2 months ago
0
Display errors in incorrect file (full path instead of shortcut)

#601 AviadMal opened 2 months ago
0
Documentation: type record

#600 qarlosalberto closed 2 months ago
2
Added type record parsing and table creation.

#599 gmartina closed 2 months ago
6
Markdown multiline code block displayed as single line

#598 SebastianHambura opened 2 months ago
6
No QuestaSim in Tools:General

#597 DVCoder opened 2 months ago
0
Documentation for VHDL record types

#596 james-ziegler opened 2 months ago
1
VHDL package documentation not being generated like entities

#595 james-ziegler opened 2 months ago
0
Project file fix when running on windows caused by double back slash.…

#594 gmartina closed 2 months ago
5
Adding Task documenter functionality.

#593 joe-belcan closed 2 months ago
3
Feature Request: "Insert instance template of..." to insert component instances from libraries

#592 ckuhlmann opened 3 months ago
0
VSG command output to vscode- output

#591 ungultig1 opened 3 months ago
0
Schematic viewer out put:[error] Yosys failed.

#590 internet96 opened 3 months ago
7
FSM image generator requires `begin` and `end`.

#589 tms4517 opened 3 months ago
0
FSM image generator doesn't support conditional operator ( ? ).

#588 tms4517 opened 3 months ago
0
Inlay hints

#587 AndrewNolte opened 3 months ago
0
Allow custom project definitions

#586 AndrewNolte opened 3 months ago
0
GHDL Sample Project does not find library "mylib"

#585 Detzi88 opened 4 months ago
0
Documentation isnt clear about using the syntax check

#584 David-Daminelli opened 4 months ago
0
The outline does not work well.

#583 narutozxp opened 4 months ago
0