-
Implementation of OpenRAM to utilize the memory provided by OpenRAM, this will cause some changes in the Fetch part (IFU) and Load Store Unit (LSU).
-
In OpenRAM when creating an SRAM with the following configuration
```word_size = 16
num_words = 256
words_per_row = 1
tech_name = "sky130"
num_banks = 2
num_rw_ports = 1
num_r_ports = 0
nu…
-
Hello,
I'm trying to re-run the generation steps here as a way to learn more about OpenRAM with sky130. I'm using the main branch of [OpenRAM](https://github.com/VLSIDA/OpenRAM), but this appears…
-
**Describe the bug**
I attempted to generate an SRAM instance using the following command:
```
python $OPENRAM_HOME/../sram_compiler.py myconfig.py
```
While some configurations work perfectly, o…
-
This feedback is for : https://armleo-openlane.readthedocs.io/en/merge-window-4/docs/source/openram.html
1. Simplify intro to:
This guide covers the RTL-to-GDS flow using OpenRAM cells and many m…
-
The read_celllib command reads a cell library, but it does not recognize memories. These require support for busses and the memory cell type. You can see an example from OpenRAM at:
https://github.…
-
**Describe the bug**
_Some_ pins are not connected to the routing grid. In more detail, sometimes zero, one, or two intermediate pins are not connected.
Could be user error.
**Version**
OpenRAM…
c-93 updated
6 months ago
-
`magic -nowrapper -dnull -noconsole -T /ssd/gob/foss-eda-tools/skywater-src-nda-openram/s8.tech /ssd/gob/foss-eda-tools/tempdir-openram/gds/ssd/gob/foss-eda-tools/skywater-src-nda-openram/s8_sram/V0.0…
-
**Describe the bug**
Missing required whitespace between : and " in some groups. This is an example, notice the :" before min_pulse_width and minimum_period.
**Version**
v1.2.48
**To Repro…
-
I am encountering LVS mismatch issues while generating a single-port SRAM using the Sky130 technology.
Could the problem be related to num_spare_col and num_spare_row in our config? How can I address…