-
`json2dcp` has not been maintained for some time but could be useful for post-placement/routing validation and DRC in Vivado. While replacing deprecated RapidWright API is fairly straightforward, it w…
-
Let's say I have data of dict type, and the data consists of various types including RapidWright objects like PIP.
And I tried to pickle/serialize the dict-type data, but failed.
```
from jpype.p…
-
-
xilinx/java/bbaexport.java:802: error: incompatible types: Design cannot be converted to Device
TimingModel tmg = new TimingModel(des);
^
xilinx/ja…
-
The target is to be able to measure the performance of various routing algorithms done with the help of RapidWright.
However, first we need to integrate RW with the fpga-tool-perf.
-
As part of the FPGA interchange work, RapidWright needs to be packaged for use. RapidWright has two parts, a closed portion and an open portion. The closed portion is not a permissible library, and …
-
Xilinx/Chris has recently released RapidWright. Where does RS2 fit into this? Does it have a future or does RapidWright supplant it?
-
I encounter the following error (Null pointer exception) when running the first cell of the example exercise [BasicRouting.ipynb](https://github.com/clavin-xlnx/RapidWright-binder/blob/master/BasicRou…
-
I am trying to run TimingAndWirelengthExample but it seems it isn't recognized as an application or any other method under rwroute. How can i build it or if it's something else I am doing wrong.
…
-
I have a couple contributions to make to the documentation found at http://www.rapidwright.io/docs/. Is there place to submit these contributions?