gatecat CSI2Rx issues - Githubissues

gatecat / CSI2Rx

Open Source 4k CSI-2 Rx core for Xilinx FPGAs

MIT License

380 stars 104 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

Tested on an IceBreaker board? No Bank 3

#7 ouch3994 opened 2 years ago
0
RocketIO usage and IO standards

#6 luxapana opened 2 years ago
0
Kintex 7 demo thanks

#5 briansune closed 4 years ago
0
ice40?

#4 peepo opened 5 years ago
6
IO standard interface problem

#3 Takayama-Lissajous opened 5 years ago
1
Add FuseSoC support

#2 olofk closed 6 years ago
2
Require the FMC board for testing

#1 yaobaishen closed 7 years ago
1