issues
search
lac-dcc
/
chimera
A tool for synthesizing Verilog programs
GNU General Public License v3.0
42
stars
4
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Add type decls for module ports
#51
joaovam
closed
2 weeks ago
0
adding calls to primitive gates
#50
luizademelo
closed
3 weeks ago
0
considering scalar values as wire
#49
joaovam
closed
1 month ago
0
Adding new types to type inference
#48
joaovam
closed
1 month ago
0
variable is written to by both continuous and procedural assignments
#47
joaovam
closed
1 month ago
0
Non-net port cannot be of mode inout
#46
joaovam
closed
1 month ago
2
Fix non array type error
#45
joaovam
closed
1 month ago
0
procedural assignment to a non-register
#44
joaovam
closed
1 month ago
0
cannot index into non-array type logic
#43
joaovam
closed
1 month ago
0
Implement combination of modules to increase program size
#42
joaovam
closed
1 month ago
0
Add bit and wire equivalents
#41
luizademelo
closed
1 month ago
1
Merge valid modules to build large programs
#40
joaovam
closed
1 month ago
0
Add bit type and equivalent types of wire to the Type Inference
#39
luizademelo
closed
1 month ago
0
Update README to remove Iverilog issue since the provided code is invalid
#38
caryr
closed
1 month ago
1
Process Assignment to Input
#37
joaovam
closed
1 month ago
0
Fix index into non-array
#36
luizademelo
closed
1 month ago
0
:recycle: refactor: extracting functions from TypeInference.cpp
#35
luizademelo
closed
2 months ago
0
Cannot index into non-array type
#34
luizademelo
closed
1 month ago
0
Cannot assign to parameters
#33
luizademelo
closed
1 month ago
1
Procedural assignment to input variables
#32
luizademelo
closed
1 month ago
0
Procedural assignment to a non-register is not permitted
#31
luizademelo
closed
2 months ago
0
fix parameters as constants
#30
joaovam
closed
2 months ago
0
Cannot assign to non-variable
#29
luizademelo
closed
2 months ago
2
Turning logic the default type for ids with no identified types
#28
joaovam
closed
2 months ago
1
fixing incorrect parameter creation
#27
luizademelo
closed
2 months ago
0
fix: procedural assignment to non-register + breaking parameters nodes
#26
luizademelo
closed
2 months ago
0
Assign to non variable
#25
joaovam
closed
2 months ago
0
Written to by both continuous and procedural assignments
#24
joaovam
closed
2 months ago
0
Cannot Assign to non-variable
#23
joaovam
closed
2 months ago
0
Procedural Assignment to non-register
#22
joaovam
closed
2 months ago
2
Default type for variables
#21
joaovam
closed
2 months ago
0
type inference: adding types to assignment operations
#20
luizademelo
closed
2 months ago
0
Supress unused argument warnings in type inference
#19
joaovam
closed
2 months ago
0
supress warnings
#18
joaovam
closed
2 months ago
0
Port decl assignments
#17
joaovam
closed
2 months ago
0
docs: Adding documentation to header files
#16
luizademelo
closed
2 months ago
0
Fix concatenated types
#15
joaovam
closed
2 months ago
0
assignments in port declarations
#14
joaovam
closed
2 months ago
0
Use without declaration
#13
joaovam
closed
2 months ago
1
Wire and Reg Assignments
#12
joaovam
closed
2 months ago
1
Unifying scalar operations with reg and wire
#11
luizademelo
closed
2 months ago
0
Fixing inference of real type
#10
rafasumi
closed
2 months ago
0
fixing parameters that are not removed from the body
#9
joaovam
closed
2 months ago
0
Add documentation to classes and functions
#8
luizademelo
closed
2 months ago
0
Change type in procedural assigments
#7
joaovam
closed
2 months ago
0
Fix concatenated types
#6
joaovam
closed
2 months ago
1
Fix parameters declarations that should be removed
#5
joaovam
closed
2 months ago
0
Investigate production of real types
#4
joaovam
closed
2 months ago
0
Adding Type Inference to the project
#3
joaovam
closed
2 months ago
0
Avoid duplicate file names
#2
rafasumi
closed
5 months ago
0
Next