issues
search
quartiq
/
bscan_spi_bitstreams
FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
MIT License
51
stars
20
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Unable to geneated bscan_spi_xc6slx9t.bit
#15
Dv-p
closed
6 months ago
8
Can I add support for XC7Z035? What should I do?
#14
AIOT-CAT
opened
1 year ago
1
Add xc7k160t-marble with bscan_spi_xc7k160t_marble.bit
#13
duqiang
closed
1 year ago
5
Why do I sometimes fail to erase when I use jtagspi?
#12
AIOT-CAT
opened
2 years ago
2
Unable to program QSPI flash
#11
whik
closed
2 years ago
1
License
#10
willmcenaney
closed
2 years ago
1
Support for Virtex 6 series
#9
bl0x
opened
2 years ago
1
Add Pano specific versions of bscan_spi_xc6slx100.bit and bscan_spi_x…
#8
skiphansen
closed
4 years ago
5
adapted lattice_bscan_spi.py for LFE5UM5G-85F
#7
ilya-epifanov
opened
4 years ago
6
Add support for Lattice ECP5 using nMigen
#6
ghost
closed
4 years ago
3
Support for AFC 3v1
#5
kaolpr
closed
6 years ago
4
More Series 7 Packages and Proxies
#4
cr1901
closed
6 years ago
1
Add Spartan 7 (xc7s50) Bitstream.
#3
cr1901
closed
6 years ago
1
Regression in Spartan6 bitstreams
#2
vzapolskiy
closed
7 years ago
2
MOSI/MISO delayed if there are other devices in the JTAG chain.
#1
jordens
closed
7 years ago
0