issues
search
ucb-bar
/
midas
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
Other
97
stars
15
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Switch to using XDMA instead of EDMA
#101
sagark
closed
6 years ago
0
FireSim/MIDAS 1.4.0 Release Merge
#100
sagark
closed
6 years ago
0
auto-generate DMA address map
#99
zhemao
closed
5 years ago
1
convert assertion widget to structs
#98
sagark
closed
6 years ago
0
Supernode Integration
#97
alonamid
closed
5 years ago
2
Eliminate macros
#96
sagark
closed
6 years ago
2
Endpointed Assertion and [WIP] Print synthesis
#95
davidbiancolin
closed
6 years ago
0
Initial multiclock support in token channels & synthesizable unit tests-take2
#94
davidbiancolin
closed
6 years ago
2
Revert "[RFC] Initial multiclock support in token channels & synthesizable unit tests"
#93
davidbiancolin
closed
6 years ago
1
Fix LOADMEM widget
#92
zhemao
closed
6 years ago
0
[DRAM model] queue-size setting by using mmReg
#91
taeksangsong
opened
6 years ago
0
[RFC] Initial multiclock support in token channels & synthesizable unit tests
#90
davidbiancolin
closed
6 years ago
0
Allow multiple endpoints with DMA capability
#89
zhemao
closed
6 years ago
1
Fix decoupledhelper use due to error message
#88
sagark
closed
6 years ago
4
MIDAS support for firesim #98
#87
davidbiancolin
closed
6 years ago
0
bump scalaVersion to 2.12.4
#86
sagark
closed
6 years ago
0
MIDAS 0.3.2 Release
#85
davidbiancolin
closed
6 years ago
0
Add +dump-cycles plusarg for limiting waveform duration
#84
a0u
closed
6 years ago
0
Add a +dump-start plusarg for VCS-generated waveforms
#83
davidbiancolin
closed
6 years ago
0
Fix annotation propagation through MIDAS. Add an FpgaDebug stub annotation
#82
davidbiancolin
closed
6 years ago
0
Merge in some host-memory system model bug fixes / QoL improvements
#81
davidbiancolin
closed
6 years ago
0
Fix VPD path truncation
#80
davidbiancolin
closed
6 years ago
0
Auto-ILA
#79
alonamid
closed
6 years ago
3
SerialWidget's target-time behavior influenced by simulation stalls
#78
novobruna
closed
6 years ago
0
Give parent more flexibility to specify -I dirs
#77
davidbiancolin
closed
6 years ago
0
FireSim -> Master
#76
davidbiancolin
closed
6 years ago
3
[DRAM Model] Better indicate that the functional model is undersized
#75
davidbiancolin
opened
6 years ago
0
Pull in updates to PCRAM model
#74
davidbiancolin
closed
5 years ago
0
Update to barstools memory compiler changes
#73
edwardcwang
closed
6 years ago
1
Fix init tokens
#72
donggyukim
closed
6 years ago
2
[RTL-sim] Fix DMA write strobe widths in vcs tick
#71
davidbiancolin
closed
6 years ago
0
More dep fixes
#70
donggyukim
closed
6 years ago
0
Cleanup Rocketchip dependency
#69
donggyukim
closed
6 years ago
1
Fix dep warnings in memory model
#68
davidbiancolin
closed
6 years ago
1
Clean up dependency
#67
donggyukim
closed
6 years ago
0
Add back PCIS support
#66
zhemao
closed
6 years ago
4
Properly model short writes in LLC and fix scan register
#65
davidbiancolin
closed
6 years ago
0
fix slot id in fpga attach
#64
sagark
closed
6 years ago
0
midas is overdependent on rocketchip
#63
donggyukim
closed
6 years ago
4
Support for rocket-chip, chisel, firrtl bumps
#62
davidbiancolin
closed
6 years ago
0
Custom Pass Support
#61
donggyukim
closed
6 years ago
0
[WIP] Firesim merge candidate
#60
davidbiancolin
closed
6 years ago
0
[WIP] Support 16G of host memory in F1
#59
davidbiancolin
closed
6 years ago
0
Priv1.10 Rocket/Boom, Chisel 3.0.0 & FIRRTL Bump
#58
donggyukim
closed
6 years ago
2
Enable generation of runtime configurations
#57
davidbiancolin
closed
6 years ago
0
Move ldflags to end of driver recipe to fix link-order problems
#56
davidbiancolin
closed
6 years ago
1
Pull in remaining memory-model changes.
#55
davidbiancolin
closed
6 years ago
2
Donggyu bump
#54
donggyukim
closed
6 years ago
0
Instrumentation widget
#53
edwardcwang
opened
6 years ago
1
Update README to explain deps on RISCV toolchain.
#52
davidbiancolin
closed
6 years ago
2
Previous
Next