-
Hey,
so I am playing with the FPGA acceleration following [this example ](https://xilinx.github.io/KRS/sphinx/build/html/docs/examples/3_offloading_ros2_publisher.html) and first I had a problem wi…
-
微博内容精选
-
Hello,
I am part of a group researching ROS2 algorithms to look for opportunities for acceleration, especially on an FPGA. We are currently of profiling SLAM_Toolbox as part of our research and we ar…
-
I have ran Perception Graph application referring to [this](https://xilinx.github.io/KRS/sphinx/build/html/docs/examples/6_perception.html#the-perception-computational-graph) page. I am able to see th…
-
## Description
Right now the message-level compression mode being used is not passed to the storage plugin. This means that without the `metadata.yaml` file, we have no way of knowing if a `db3` or…
-
Pro záznam dat je potřeba trigger, který spustí záznam při výskytu blesku. Zatím byly testovány tyto triggerovací techniky:
1. Ruční spouštění zmáčknutím tlačítka (Trpí výběrovým efektem, kdy jso…
-
I'm trying to communicate with a Cyclone DDS service client, and I seem to have stumbled into a weird behavior, where if a DATA message arrives before the very first HEARTBEAT of the RTPS writer, the …
-
I want to validate that colcon can build the dependencies for simulation to run on the workstation without the need for Vitis tools (think of a user going through the Out-of-Box exercise to see the co…
-
- [x] Disclose initial draft of the methodology and discuss with WG
- [x] Hardware acceleration across silicon architectures (comparing results across _somewhat_ equivalent commercial solutions) http…
-
Hi,
I would like to add the [ultra96-v2](https://www.avnet.com/wps/portal/us/products/new-product-introductions/npi/aes-ultra96-v2/) board to the list of community supported boards because it's popul…