-
### Description
My use case is the following:
I have a catalog shared to some orgs, I would like to share this catalog to more orgs.
I have a similar need for plugins, and I do:
```
## lookup…
-
I'm trying to observe the signal while running the litex_sim using vexriscv. v file. That work well, I can see all my dumped signals in the sim.vcd file with gtkwave.
But I have a problem for the t…
-
I run a server (interactive-ebooks.com) where I allow students to build and run in-browser Verilog coding exercises. I'm using iverilog to run the code. Given that it's easy to produce a VCD file on m…
-
-
采用iverilog生成的VCD貌似无法解析仿真数据
iverilog -o testbench crc8_sgpio_hisport.v dual_clk_fifo.v i2c_over_hisport_tb.v i2c_over_hisport.v hisport_rx.v hisport_rx_buf.v hisport_top_tx_rx.v hisport_tx.v hisport_…
-
In Cloud Director 10.5 and higher, you can disable IOPS viewing rights for tenants
iops policy is enabled and inherited from provider vdc
If you push a role to tenants without "iops view", then terr…
-
As wannabe fusesoc user I wanted to start of with the given FuseSoc+CoCoTb example. However I got compile errors.
```
poetry run fusesoc library add fusesocotb https://github.com/olofk/fusesocotb
…
-
Thanks for your good work! But I got confused when I ran evaluation of POPE.
At first, I run:
`python run_scripts/pope_eval.py --model llava-1.5 --data_path /home/duyuetian/COCO/val2014 -d vcd --p…
-
Hello,
I am trying to obtain the VCD file from an execution of a the hello example code in the Simple Runtime using the Ibex (formely zero-riscy) core.
I run my code using `make run vsim/script=…
Merok updated
2 years ago
-
it looks like that simavr does not recognize/accept a vcd input file OR the layout/structure of the vcd input file is not well documented. I try to stimulate PB2 as input. GTKWAVE shows that the vcd f…
ghost updated
5 years ago