issues
search
intel
/
rohd
The Rapid Open Hardware Development (ROHD) framework is a framework for describing and verifying hardware in the Dart programming language.
https://intel.github.io/rohd-website
BSD 3-Clause "New" or "Revised" License
374
stars
67
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Implement a shorthand for case statements
#304
mkorbel1
closed
1 year ago
1
[Issue-281] port initialized with empty name
#303
quekyj
closed
1 year ago
3
[issue#137]: Add mechanism for reset all flop of Sequential
#302
RPG-coder-intc
closed
1 year ago
1
Added no print to the register time
#301
quekyj
closed
1 year ago
0
Print in `oven_fsm.dart` is not properly masked by `noPrint`
#300
mkorbel1
closed
1 year ago
0
Logic operation fails on LogicValue wider than 127
#299
ganewto
closed
1 year ago
4
Left-shift can cause width mismatch in generated SystemVerilog
#298
mkorbel1
closed
1 year ago
1
Small set of CI/CD configuration changes
#297
chykon
closed
1 year ago
0
Fix #295, signed arithmetic shift right
#296
mkorbel1
closed
1 year ago
0
Arithmetic shift-right generated SV can be ineffective depending on nearby logic
#295
mkorbel1
closed
1 year ago
2
First implementation for don't care scenarios
#294
dmetis
closed
1 year ago
0
Generated SystemVerilog modules can contain local signals with the same name as ports
#293
mkorbel1
closed
11 months ago
1
It's possible for two modules to be submodules of each other
#292
mkorbel1
opened
1 year ago
0
`Simulator` must be an abstract class
#291
chykon
closed
11 months ago
0
`Combinational` is overly optimistic in equivalent `always_comb` inferred sensitivities
#290
mkorbel1
closed
1 year ago
2
Chapter 3 bootcamp
#288
quekyj
closed
1 year ago
0
Submodule output name conflict
#287
chykon
closed
1 year ago
1
`gets` is not equivalent to `Combinational`
#286
chykon
closed
1 year ago
4
The output of the module is `X` when it shouldn't be
#285
chykon
closed
1 year ago
4
Automatically check for new Dart lints
#284
chykon
opened
1 year ago
2
Use unnamed libraries instead of named
#283
chykon
closed
1 year ago
0
Format Markdown files
#282
chykon
closed
1 year ago
0
Port can be initialized with empty name
#281
quekyj
closed
1 year ago
2
Add Markdown linting to CI
#280
chykon
closed
1 year ago
3
Add `markdownlint` extension
#279
chykon
closed
1 year ago
0
Chapter 2 bootcamp tutorials
#278
quekyj
closed
1 year ago
5
Add recommended extensions for VSCode
#277
chykon
closed
1 year ago
0
Add check for Markdown links in CI
#276
chykon
closed
1 year ago
1
Add a way to add a sub-module without connecting it to any ports of the containing module
#275
mkorbel1
opened
1 year ago
0
Generated code should prefer original names to uniquified names, if available
#274
mkorbel1
closed
11 months ago
2
Feature to store `WaveDumper` output in memory
#273
chykon
opened
1 year ago
1
Add automation for code coverage in PRs and pushes
#270
mkorbel1
opened
1 year ago
3
Update contribution style section
#269
mkorbel1
closed
1 year ago
0
Rewrite comments on `example/tree.dart`
#268
chykon
opened
1 year ago
3
Slightly fix the example files
#267
chykon
closed
1 year ago
3
Chapter 1 - bootcamp (Introduction to ROHD)
#266
quekyj
closed
1 year ago
0
Create a unified timestamp format
#265
chykon
closed
1 year ago
5
Use double slash instead of triple slash in file header template
#264
chykon
closed
1 year ago
11
Fix doc check
#263
mkorbel1
closed
1 year ago
0
Edit some project files
#262
chykon
closed
1 year ago
0
Updates to some documentation
#261
mkorbel1
closed
1 year ago
1
Upgrade VcdParser to handle more VCD files
#260
mkorbel1
closed
1 year ago
0
[issue#7] Adding isIn() for <Logic>[], <int>[], <bool>[], <dynamic>[]
#259
RPG-coder-intc
closed
1 year ago
1
Added test to check sanitized names
#258
aherrera97intl
closed
1 year ago
2
Make a `flop`-like function that constructs a `FlipFlop` and gets the output
#257
mkorbel1
closed
1 year ago
0
Improve GitHub Codespaces configuration
#256
chykon
closed
1 year ago
0
await Simulator.reset in test teardowns
#255
mkorbel1
closed
1 year ago
2
SystemVerilog synthesizer assumes undriven signals with valid values are constants during generation
#254
mkorbel1
closed
1 year ago
0
Allow graceful error handling in `Simulator.throwException`
#253
mkorbel1
opened
1 year ago
1
`await` registered actions in `Simulator`
#252
mkorbel1
closed
1 year ago
0
Previous
Next