issues
search
lsils
/
mockturtle
C++ logic network library
MIT License
191
stars
133
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
GENLIB writer
#606
aletempiac
closed
1 year ago
0
In-place rewriting
#605
aletempiac
closed
1 year ago
1
How to reproduce DATE20 Exact DAG-Aware Rewriting?
#604
Purewwww
closed
1 year ago
1
Fix issues with write_blif on corner cases
#603
Nozidoali
closed
1 year ago
3
`refactoring` using `sop_factoring` assertion fails in `mffc_view`
#602
lee30sonia
closed
1 year ago
2
`aig_resubstitution` following `cut_rewriting` without `cleanup_dangling` in between creates NEQ circuits
#601
lee30sonia
closed
4 months ago
3
`write_blif` incorrect behavior when PO is connected to PI of the same index
#600
lee30sonia
closed
1 year ago
4
Sequential cuts and mapping
#599
aletempiac
closed
1 year ago
0
Technology Mapping of sequential aig fails.
#598
lesliepy99
closed
1 year ago
2
LUT mapper updates
#597
aletempiac
closed
1 year ago
1
NEQ bug in new LUT mapper
#596
lee30sonia
closed
1 year ago
1
Bug in aqfp_flow_date
#595
Flians
closed
1 year ago
1
AQFP optimization methods
#594
aletempiac
closed
1 year ago
1
LUT mapper fixing issue #592
#593
aletempiac
closed
1 year ago
0
lut_map creates non-equivalent network
#592
dl575
closed
1 year ago
1
Added and fixed documentation on rank_view
#591
marcelwa
closed
1 year ago
0
Speed up CEC a little
#590
lee30sonia
closed
1 year ago
0
`crossed_klut_network` and `rank_view`
#589
lee30sonia
closed
1 year ago
2
Optimization algorithms to support names_view<sequential<xxx_network>>
#588
phyzhenli
closed
1 year ago
1
`write_blif` outputs duplicate `.names`
#587
phyzhenli
closed
1 year ago
4
Fix `substitute_node`; substitute without re-strashing
#586
lee30sonia
closed
1 year ago
2
Support for external don't cares
#585
lee30sonia
closed
1 year ago
1
LUT mapper fixes
#584
aletempiac
closed
1 year ago
0
`rank_view` interface for logic networks
#583
marcelwa
closed
1 year ago
0
LUT maper updates
#582
aletempiac
closed
1 year ago
1
LUT mapper
#581
aletempiac
closed
1 year ago
3
Algebraic methods for AIGs and XAGs
#580
aletempiac
closed
1 year ago
1
SOP factoring
#579
aletempiac
closed
1 year ago
0
Typo
#578
lrkkr
closed
1 year ago
1
[fix] typo
#577
lrkkr
closed
1 year ago
2
[fix] typo
#576
lrkkr
closed
1 year ago
2
Updates in resynthesis engines + various supports for MuxIG
#575
lee30sonia
closed
1 year ago
1
Fix an issue in node substitution in XAG and XMG
#574
lee30sonia
closed
1 year ago
1
Sequential circuit
#573
Nozidoali
closed
1 year ago
5
Write a sequential circuit with register outputs.
#572
Nozidoali
closed
1 year ago
0
Bug in refactoring
#571
aletempiac
closed
1 year ago
3
Additions to crossed network types
#570
marcelwa
closed
1 year ago
0
Mux inverter graph
#569
mdsudara
closed
1 year ago
1
Is it intended that `create_pi()` does not trigger `on_add` events?
#568
marcelwa
opened
1 year ago
5
Various fixes
#567
lee30sonia
closed
1 year ago
1
Formating
#566
lee30sonia
closed
1 year ago
1
`substitute_node`: Should it be allowed to substitute with a dead node?
#565
lee30sonia
closed
1 year ago
2
Separate sequential APIs and data structure + other updates to APIs
#564
lee30sonia
closed
1 year ago
1
Fix compile errors + Add CI to compile everything
#563
lee30sonia
closed
2 years ago
0
AQFP synthesis flow experiment code (DATE)
#562
lee30sonia
closed
2 years ago
0
Aqfp resynthesis
#561
mdsudara
closed
2 years ago
1
Fix dependency in fanout view "subsitute node" method
#560
Nozidoali
closed
2 years ago
4
Remove the "name" argument in PI/PO creation interfaces
#559
lee30sonia
closed
2 years ago
0
Write verilog with binding and names
#558
lee30sonia
closed
2 years ago
2
Updates in debugging toolkit
#557
lee30sonia
closed
2 years ago
1
Previous
Next