issues
search
riscv
/
sail-riscv
Sail RISC-V model
https://lists.riscv.org/g/tech-golden-model
Other
463
stars
168
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Modularise the specification
#572
Alasdair
opened
1 month ago
11
Remove old generated file
#571
Alasdair
closed
1 month ago
1
Add Sstc extension
#570
Timmmm
opened
1 month ago
5
Vector Status flag mstatus[VS] is not updated correctly
#569
Timmmm
opened
1 month ago
0
replace fsplit and fmake with mapping fstruct
#568
KotorinMinami
opened
1 month ago
2
Suspicious code in init_masked_result
#567
Timmmm
closed
1 month ago
1
Make VLEN and ELEN configurable and remove registers
#566
Timmmm
closed
1 month ago
0
Remove `vlenb` register
#565
Timmmm
closed
3 weeks ago
0
replace vxrm with vcsr[vxrm]
#564
rez5427
closed
1 month ago
4
Add variable alias for sizeof(xlen)
#563
Timmmm
closed
1 month ago
1
Questions on `riscv-ast-raw.txt`
#562
wxrdnx
closed
1 month ago
4
Replace sizeof(xlen) with xlen
#561
Timmmm
closed
1 month ago
1
fix c.j imm log wrong
#560
KotorinMinami
closed
2 months ago
2
Further vector refactoring and updates
#559
Alasdair
closed
2 months ago
1
Add Zvbb extension
#558
rez5427
opened
2 months ago
4
Vector: Remove some unused result variables
#557
Alasdair
closed
2 months ago
1
Doesn't build with FLEN != XLEN
#556
Timmmm
closed
1 week ago
0
Check that read_vmask_carry is correct
#555
Timmmm
opened
2 months ago
1
Use bit vectors for read_vmask and read_vmask_carry
#554
Timmmm
opened
2 months ago
0
Add >=0 constraints to quot_round_zero and rem_round_zero
#553
Timmmm
opened
2 months ago
4
Vector: Remove now unnecessary uses of undefined
#552
Alasdair
closed
2 months ago
1
Switch to CMake
#551
Timmmm
opened
2 months ago
12
Add zvbc extension
#550
rez5427
opened
2 months ago
4
Add zvbc extention
#549
rez5427
closed
2 months ago
1
Duplicate vector CSR code
#548
Timmmm
closed
1 month ago
1
Add enable-svinval option
#547
trdthg
closed
2 months ago
1
Implement format-specific encoding mechanism
#546
ThinkOpenly
opened
2 months ago
9
Towards a defined log/trace output from the Sail model
#545
rsnikhil
opened
2 months ago
24
Remove the OCaml emulator
#544
Timmmm
closed
2 months ago
10
Make CSR definitions scattered
#543
Timmmm
closed
2 months ago
3
Audit usage of `var` and `undefined`
#542
Timmmm
opened
2 months ago
1
Add explicit vars and enable --strict-var
#541
Timmmm
closed
2 months ago
8
Fix all Sail compilation warnings
#540
Timmmm
closed
2 months ago
4
remove duplicated print_rvfi_exec
#539
rez5427
closed
2 months ago
1
Implement Zicbop (prefetch.i, prefetch.r, prefetch.w)
#538
trdthg
opened
2 months ago
0
Loging imm of c.j possibly wrong.
#537
atoomnetmarc
closed
2 months ago
1
Replace undefined with vector_init in vector code
#536
Timmmm
closed
1 month ago
2
Remove incorrect privilege assert
#535
PeterRugg
closed
2 months ago
2
Require Sail version 0.18
#534
Timmmm
closed
2 months ago
2
Expose a interface for differential test
#533
rez5427
closed
2 months ago
1
Install Sail from binary in CI
#532
Timmmm
closed
1 month ago
6
Remove N extension (user mode interrupts)
#531
KotorinMinami
closed
1 month ago
5
Added constraint for SXLEN and UXLEN
#530
trdthg
opened
2 months ago
3
The sideleg CSR might be deleted
#529
KotorinMinami
closed
1 month ago
2
Add an option to delimit instructions in the trace
#528
Alasdair
closed
2 months ago
17
Remove int_power and use built-in 2 ^
#527
Timmmm
closed
2 months ago
1
Recent Changes in Sail Log has broken riscv isac flow
#526
UmerShahidengr
closed
1 month ago
5
Addition of the Zcmp Compressed Extension
#525
Thomas134
opened
3 months ago
4
Support for RV32E / RV64E
#523
rmn30
opened
3 months ago
14
Zcb requires Zca
#522
jordancarlin
closed
4 weeks ago
9
Previous
Next