issues
search
ucb-bar
/
midas
FPGA-Accelerated Simulation Framework Automatically Transforming Arbitrary RTL
Other
97
stars
15
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Merge Master into Dev in Preperation for Release
#151
davidbiancolin
closed
5 years ago
0
Add support for blackboxes in FAMETransform via clock gating
#150
albert-magyar
closed
5 years ago
0
Update README.md
#149
davidbiancolin
closed
5 years ago
0
Add a new Stage to Generate FASED Runtime Configs
#148
davidbiancolin
closed
5 years ago
0
[FASED] Default to line length of 64B in LLC
#147
davidbiancolin
opened
5 years ago
0
[FASED] Make default runtime config use maximum LLC size
#146
davidbiancolin
closed
5 years ago
0
Serializable Endpoint/Bridge Annotations & Golden Gate Stage
#145
davidbiancolin
closed
5 years ago
0
Serializable Endpoint/Bridge Annotations & Golden Gate Stage
#144
davidbiancolin
closed
5 years ago
0
Don't include formats in asserts
#143
tmagik
closed
5 years ago
0
[WIP] Sketch reflection-driven endpoint widget instantiation
#142
davidbiancolin
closed
5 years ago
0
Module-based Endpoint System
#141
davidbiancolin
closed
5 years ago
0
Golden Gate Release Checklist
#140
davidbiancolin
opened
5 years ago
0
1.7.0 Release Tracking PR
#139
davidbiancolin
closed
5 years ago
0
Bumps MIDAS2 to head of Dev; add Pipe Channels.
#138
davidbiancolin
closed
5 years ago
0
Block Device Determinism Fix
#137
davidbiancolin
closed
5 years ago
0
Initialize memories to all zero to match FPGA behavior
#136
davidbiancolin
closed
5 years ago
0
[MIDAS 2] Add Support For Pipe Channels
#135
davidbiancolin
closed
5 years ago
1
Preliminary Golden Gate (MIDAS II) Support
#134
davidbiancolin
closed
5 years ago
2
[ml-sim] Add simple host (mmio, dma) timing fuzzing
#133
davidbiancolin
closed
5 years ago
0
[MIDAS 2] Bring up FASED Configuration Generation
#132
davidbiancolin
closed
5 years ago
0
Heterogeneous mem channels
#131
zhemao
closed
5 years ago
0
[Golden Gate] BlackBox-based Endpoint System
#130
davidbiancolin
closed
5 years ago
1
VCS tick fix
#129
zhemao
closed
5 years ago
2
MIDAS Support for Chipyard Integration
#128
davidbiancolin
closed
5 years ago
0
Fix assignment of DMA addresses in VCS harness
#127
zhemao
closed
5 years ago
0
Support non-power of 2 ID reuse
#126
davidbiancolin
closed
5 years ago
0
FireSim 1.6.0 Release
#125
davidbiancolin
closed
5 years ago
0
FireSim 1.6.0 Release
#124
davidbiancolin
closed
5 years ago
1
Bump Rocket Chip
#123
davidbiancolin
closed
5 years ago
0
Add support for runtime-configurable number of MSHRs
#122
davidbiancolin
closed
5 years ago
0
Expose MSHRs as a runtime configurable settings.
#121
davidbiancolin
closed
5 years ago
0
Synthesize Prints Cycle Count Mismatch
#120
alonamid
closed
5 years ago
0
Remove requires where possible FASED functional model
#119
davidbiancolin
closed
5 years ago
0
FireSim/MIDAS 1.5.0 Dev PR
#118
davidbiancolin
closed
5 years ago
0
Clean up handling of memory models. Rename MidasMemModel -> FASED
#117
davidbiancolin
closed
5 years ago
0
Fix target backpressure propagation in single-clock ready-valid channels
#116
davidbiancolin
closed
5 years ago
1
More sensible +arg defaults for synthesized printfs
#115
davidbiancolin
closed
5 years ago
1
Add support for parameterizing FASED memory timing-models with diplomatic edges
#114
davidbiancolin
closed
5 years ago
1
Remote set url for zc706_MIG
#113
ashriram
closed
5 years ago
4
[targetutils] De-privatize the FpgaDebug firrtl annotation
#112
davidbiancolin
closed
5 years ago
0
Print Synthesis Improvements
#111
davidbiancolin
closed
5 years ago
1
DMA Endpoint Mix-ins and some package reshuffling
#110
davidbiancolin
closed
5 years ago
1
Endpointed Print Synthesis
#109
davidbiancolin
closed
5 years ago
4
[DRAM Model] Accept target-address offset and memory system size in configuration
#108
davidbiancolin
opened
5 years ago
0
Fix verilog header emission to remove L suffix
#107
davidbiancolin
closed
5 years ago
0
Pull out target-land annotations into a seperate SBT project
#106
davidbiancolin
closed
5 years ago
0
Address range counters
#105
zhemao
closed
5 years ago
0
Fix latency histogram
#104
zhemao
closed
5 years ago
0
Allow endpoints to specify initial token count in their channels.
#103
davidbiancolin
closed
5 years ago
1
Fix myriad Chisel deprecation & scala warnings
#102
davidbiancolin
closed
5 years ago
0
Next