-
Hi
we have big designs with a lot of this warnings
WARNING - /sim_lib/xxxxxxx.vhd: failed to find a primary design unit 'all' in library 'yyyyyyy'
the syntax is
use library_name.package…
-
I have successfully ran the VHDL and verilog examples but I am now looking at mixing languages.
I modified the pwm.vhd file to instantiate a simple inverter written in verilog. I can Verilate the …
-
Greetings,
Python I am using:
```python
vhdl_file_path = "C:\\projects\\auto_wapper\\example\\demo.vhd"
# Open a source file
with open(vhdl_file_path, 'r') as fileHandle:
content = f…
-
Can it support AutoHotKey?
-
[Yosys](http://www.clifford.at/yosys/) is currently the de-facto standard implementation for open-source synthesis (we're currently using it along with [nmigen](https://github.com/nmigen/nmigen) to bu…
-
I was trying to make the buffer and dot2vhdl, however, I have faced some weird error.
For buffer, I got conflicts between string.h and graphviz/cdt.h
```
/usr/include/string.h:65:12: error: con…
-
These are the VHDL kinds parsed in the latest implementation of ctags:
```c
static kindDefinition VhdlKinds[] = {
{true, 'c', "constant", "constant declarations"},
{true, 't', "type", "type de…
-
Hi there,
I am quite unsure if this issue stems from PyRTL itself and am looking for some feedback/suggestions.
I have a flow where I am doing timing analysis on VHDL code.
`VHDL -> GHDL plug…
-
The goal is to both:
* Make it easier for all people discovering SpinalHDL (knowing VHDL and Verilog might help but it is not a requirement)
* Make it easier for people to find information
---
…
-
Hi everyone, I would like to write a small tool which, given a VHDL file describing an entity plus its architecture, would allow me to draw its corresponding schematic. It should at least include:
…