issues
search
The-OpenROAD-Project
/
OpenLane
OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology scripts for design exploration and optimization.
https://openlane.readthedocs.io/
Apache License 2.0
1.25k
stars
365
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
ERROR]: Synthesis failed. Signal not matching port size. Search for 'Resizing cell port'
#2078
alishan1213
opened
6 months ago
1
Does OpenLane support ASAP7 PDK?
#2077
dearmrlv
closed
6 months ago
1
Fix missing ReadTheDocs content
#2076
kareefardi
closed
6 months ago
0
Fix looping over the design when `GRT_MAX_DIODE_INS_ITERS` > 1
#2075
kareefardi
closed
6 months ago
0
Check if `CLOCK_PORT` is found in the design
#2074
kareefardi
closed
6 months ago
2
Don't warn about blackbox `FILL_CELL`, `DECAP_CELL` and `FP_WELLTAP_CELL`
#2073
kareefardi
closed
6 months ago
0
Fix a bug where step index was incremented twice before running a step
#2072
kareefardi
closed
6 months ago
0
docs: Describe MACRO_PLACEMENT_CFG (macro.cfg) file format (#2070)
#2071
algofoogle
closed
6 months ago
2
add macro.cfg to the read the docs manual
#2070
mattvenn
closed
6 months ago
1
"No such variable" crash during Antenna Repair Iterations (Global Routing)
#2069
jacobhaehn
closed
6 months ago
1
Docs: Add valid range for DRT_OPT_ITERS
#2067
kareefardi
closed
6 months ago
0
Ameliorate Warnings, PDN Generation, and the default design
#2066
donn
closed
6 months ago
1
Crash in resizer
#2065
thesourcerer8
closed
6 months ago
7
Command 'make test' not working after installing OpenLane
#2064
srichandrasrii
opened
6 months ago
4
[ERROR STA-0026] unterminated string constant
#2063
thesourcerer8
opened
6 months ago
2
Update `OpenROAD`
#2062
kareefardi
closed
6 months ago
0
Segmentation violation (SIGSEGV) at Global Routing Resizer Timing Optimizations (gfmpw-1c)
#2061
algofoogle
closed
6 months ago
4
Segmentation violation at placement resizer design optimizations
#2060
yunuseryilmaz18
closed
6 months ago
16
Integrate KLayout DRC for `sky130`
#2059
kareefardi
closed
6 months ago
0
[ERROR]: There are violations in the design after Magic DRC.
#2058
tdtu1002
closed
6 months ago
7
Add a max capacitance variable
#2057
donn
opened
7 months ago
0
Issue Survey Fixes
#2056
donn
closed
7 months ago
3
Fix extraction of `Final_Util` metric
#2055
donn
closed
7 months ago
0
`Final_Util` metric not extracted properly.
#2054
donn
closed
7 months ago
0
PDN pitch error
#2053
kirubakaran-g
opened
7 months ago
1
Replace outdated commands in synthesis scripts
#2052
donn
closed
7 months ago
1
yosys/synth.tcl: migrate to newer supported drw & drf commands
#2051
dlmiles
closed
7 months ago
9
Request to Bump Yosys (downgrade) to 0.33+6 (git sha1 41b34a193)
#2050
dlmiles
closed
7 months ago
3
Update PDK
#2049
donn
closed
7 months ago
0
PDN pitch error
#2047
kirubakaran-g
closed
7 months ago
4
Support VERILOG_INCLUDE_DIRS in linter
#2046
piotro888
closed
7 months ago
0
Update Verilator
#2045
donn
closed
7 months ago
0
Add tests for most checkers
#2044
kareefardi
closed
7 months ago
0
Documentation Cleanup
#2043
donn
opened
7 months ago
0
Issue in PL resizer
#2042
KanishR1
closed
7 months ago
1
Add tests for all checkers
#2041
kareefardi
closed
6 months ago
0
Magic DRC check reporting 0 errors in Openlane and MPW local precheck
#2040
ellen-wood
closed
7 months ago
2
Create unit tests for DRC and LVS
#2039
donn
closed
7 months ago
0
Add unit tests for DRC and LVS
#2038
donn
closed
7 months ago
0
Fix DRC Rosetta Conversion Bug (Magic -> TritonRoute)
#2037
kareefardi
closed
7 months ago
0
Update OpenROAD
#2036
donn
closed
7 months ago
2
Segmentation violation at global routing resizer timing optimizations
#2035
yunuseryilmaz18
closed
7 months ago
3
Misformatted SYNTH_STRATEGY
#2034
lovisXII
closed
7 months ago
5
Fix `FP_DEF_TEMPLATE` being overriden
#2033
urish
closed
8 months ago
0
`CURRENT_ODB is unset` when follow `Designing a chip with an OpenRAM (sky130)`
#2032
PeterBorisenko
opened
8 months ago
3
Using Openlane for symmetric routing
#2031
jchin2
opened
8 months ago
1
Metal Spacing violation between interconnect and macro (sky130)
#2030
Dolu1990
opened
8 months ago
9
Increasing DRT_OPT_ITERS Above Default Crashes Detailed Routing
#2029
Peter-Herrmann
closed
6 months ago
3
Update OpenROAD
#2028
kareefardi
closed
8 months ago
1
Update Yosys
#2027
kareefardi
closed
8 months ago
0
Previous
Next