issues
search
dineshannayya
/
riscduino
Arduino compatible Risc-V Based SOC
Apache License 2.0
136
stars
23
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
ctech_clk_buf in aes_top
#32
redpanda3
opened
3 months ago
0
Iverilog Version
#31
redpanda3
opened
3 months ago
8
Issue with the installation of docker
#30
advaneharshal
closed
3 months ago
1
Error while running riscv_regress test
#29
Ajay-2204
opened
9 months ago
1
Discrepencies in the readme.
#28
govardhnn
closed
10 months ago
0
Where to buy a riscduino board?
#27
redpanda3
closed
1 year ago
2
linting issue
#26
shanu101
opened
1 year ago
1
issue with openlane root of riscvduino
#25
Vinayakamk
opened
1 year ago
0
Discrepencies in the readme.
#24
iamkarthikbk
opened
1 year ago
3
Document ADC Shortcomings
#23
xobs
opened
1 year ago
1
RISCV compilation in macOS Apple Silicon
#22
pavand96
opened
2 years ago
0
How can I program the RISCDUINO SOC?
#21
Aman-ECE
closed
1 year ago
6
Problems with ‘make user_project_wrapper'
#19
pengpeng-lian
closed
2 years ago
1
access latency about the sky130_sram?
#18
clp510
closed
2 years ago
2
Did you download the latest version of your riscduino, which is the latest openroad tool? Also I'm having some problems with make
#17
pengpeng-lian
closed
2 years ago
7
PDN probelm
#16
pengpeng-lian
closed
2 years ago
3
About the change of FP_SIZING from ABSOLUTE to RELATIVE
#15
pengpeng-lian
closed
2 years ago
2
question about clock skew adjust
#14
clp510
closed
2 years ago
3
When I try to open the def\lef file with <openroad>, I have problems
#13
pengpeng-lian
closed
2 years ago
6
It feels like there is something wrong with the code（openlane/pinmux/config.tcl.tcl）
#12
pengpeng-lian
closed
2 years ago
1
openlane/Module call problem
#11
pengpeng-lian
closed
2 years ago
7
SystemVerilog support by yosys
#10
RanChenRivai
closed
2 years ago
1
About caravel soc wishbone protocol
#9
Yuxiang-Davion
closed
2 years ago
2
caravel soc & riscduino soc memory mapping
#8
Yuxiang-Davion
closed
2 years ago
2
MPW-5 single core git version
#7
clp510
closed
2 years ago
5
riscduino soc
#6
RanChenRivai
closed
2 years ago
2
FPU Integration
#5
navan93
closed
2 years ago
2
Openlane implementation error
#4
Sya0
closed
2 years ago
13
PDK path error
#3
Sya0
closed
2 years ago
7
Die status
#2
Sya0
closed
2 years ago
2
Clock speed?
#1
elimisteve
closed
2 years ago
2