issues
search
hdl-util
/
hdmi
Send video/audio over HDMI on an FPGA
https://purisa.me/blog/hdmi-released/
Other
1.04k
stars
111
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
incompatibility with capture devices
#49
edanuff
opened
1 month ago
2
some information
#48
AnterCreeper
opened
2 months ago
2
DDR instead of LVDS output.
#47
xolod79
opened
3 months ago
1
Clarify license
#46
Shachar
opened
5 months ago
2
Add custom video mode with video id code 0
#45
zwenergy
opened
8 months ago
0
fixes #43: enforce hdmi 12px minimum control period during video and data-island preambles
#44
krisdover
closed
10 months ago
0
Potential violation of the HDMI 12 pixel minimum control period
#43
krisdover
closed
10 months ago
4
Incorrect Calculation Formula for N in Audio Regeneration
#42
kazuma-t
closed
1 year ago
1
Can't Synthesis on Vivado 2022
#41
dummys
closed
10 months ago
1
Distorted audio when 24bits are used
#40
sorgelig
closed
1 year ago
1
Fixed url for Modelsim.
#39
naelolaiz
closed
1 year ago
2
Source Product Description Infoframe checksum wrong
#38
ishe
closed
1 year ago
1
IP-less serializer is not working
#37
leduchuybk
opened
1 year ago
1
Not apply
#36
briansune
closed
1 year ago
0
Need help...
#35
mopplayer
opened
1 year ago
19
Added Gowin serializer.
#34
zwenergy
closed
1 year ago
1
Tang Nano 9K
#33
apuder
closed
2 years ago
3
implmenting hdl-util/hdmi on a Spartan Edge Accelerator system
#32
n3rdx
closed
2 years ago
1
Refactor video attributes
#31
bkoropoff
opened
2 years ago
0
Change vsync timing to match CEA-861-D
#30
bkoropoff
closed
2 years ago
1
hdmi: allow setting start x/y with parameters
#29
bkoropoff
closed
2 years ago
0
Allow setting IT content flag, and make it default
#28
bkoropoff
closed
2 years ago
1
something wrong in audio
#27
LMN128
closed
1 year ago
6
sawtooth sound output problem
#26
DavidJRichards
closed
2 years ago
7
Works on ULX3S (Lattice ECP5)
#25
shreekumar3d
opened
3 years ago
13
How to use in Spartan 6? How to translate to Verilog?
#24
TheSonders
opened
3 years ago
7
add ip-less option for non intel/xilinx
#23
sameer
closed
3 years ago
0
support synchronous reset
#22
sameer
closed
3 years ago
0
move screen to upper left corner in frame
#21
sameer
closed
3 years ago
0
Xilinx support on master branch
#20
sameer
closed
3 years ago
0
fix casting issues
#19
pib88
closed
3 years ago
1
Casting that is used in testbench is not in accordance with LRM
#18
pib88
closed
3 years ago
1
use altlvds_tx + oserdes2 to drive TMDS
#17
sameer
closed
3 years ago
0
Switch to GH action
#16
sameer
closed
3 years ago
0
add format 34 (1080p30)
#15
sameer
closed
3 years ago
0
LCD Bus Compatible Input
#14
vasimr
opened
3 years ago
4
Question: Have you successfully produced 4k60 on any board?
#13
teknoman117
closed
3 years ago
1
Source tweaks for clean compilation on Verilator
#12
jamesbowman
closed
3 years ago
0
Translate README.md
#11
sameer
opened
4 years ago
0
fixed source-sink mixup in README.md
#10
dnet
closed
4 years ago
1
End-to-end "top_tb" test overhaul
#9
sameer
closed
4 years ago
1
Synth small problem
#8
LMN128
closed
4 years ago
3
improvement: replace parameters by inputs in module hdmi.sv
#7
LMN128
opened
4 years ago
2
16-bits low audio output
#6
LMN128
closed
4 years ago
9
Pin Assignment
#5
konstantinosskoutelis
closed
4 years ago
3
Long time test - OK
#4
LMN128
closed
4 years ago
9
small typing error in hdmi.v module
#3
LMN128
closed
4 years ago
1
DVI compatibility
#2
LMN128
closed
4 years ago
10
pixel and tmds frequency.
#1
LMN128
closed
4 years ago
2