issues
search
pulp-platform
/
tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
Other
28
stars
29
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Waive Verilator linter for lints not matching our code style
#33
SamuelRiedel
opened
6 months ago
0
tc_sram_xilinx: Select memory macro for FPGA
#32
CyrilKoe
opened
11 months ago
1
tc_sram_xilinx writes only the first byte
#31
CyrilKoe
closed
1 year ago
1
tc_sram_xilinx: Re-align be_al signal
#30
CyrilKoe
closed
1 year ago
1
tc_sram_xilinx: Support ByteWidth != 8
#29
niwis
closed
1 year ago
0
tc_clk_xilinx.sv: Add `IS_FUNCTIONAL` parameter on clk_mux
#28
CyrilKoe
opened
1 year ago
2
Add tc_clk_or2 And Add Warning About tc_clk_mux2 Usage
#27
meggiman
closed
1 year ago
0
Add IS_FUNCTIONAL parameter to tc_clk_gating in tc_clk_xilinx.sv
#26
creinwar
closed
1 year ago
0
`tc_sram`: Changes from `snitch` repository
#25
paulsc96
closed
1 year ago
0
Performance optimization of tc_sram init
#24
JeanRochCoulon
closed
2 years ago
3
Reduce loop usage in sequential blocks
#23
meggiman
closed
2 years ago
8
Add optional parameter to tc_clk_gating to flag functional gates
#22
meggiman
closed
2 years ago
3
Add cluster_clock_inverter.sv and pulp_clock_mux2.sv in repo
#21
JeanRochCoulon
closed
1 year ago
2
Fix/tc sram
#20
JeanRochCoulon
closed
2 years ago
4
`tc_sram`: Remove `'X` initialization for `SimInit = "none"`
#19
micprog
opened
2 years ago
1
Padfunctional module with PU/PD signal control
#18
mattsini1
opened
2 years ago
0
`tc_sram`: Add implementation key and IO
#17
paulsc96
closed
1 year ago
0
Fix bender, add xilinx pads
#16
micprog
closed
2 years ago
0
Patch Bender file for fpga target.
#15
luca-valente
closed
2 years ago
3
SRAM implementation and generalisation
#14
zarubaf
opened
3 years ago
5
Update MAINTAINER
#13
zarubaf
closed
3 years ago
0
Add override targets to Bender.yml
#12
meggiman
closed
2 years ago
1
Ensure synthesis uses tc_* cells and not behavioral models
#11
paulsc96
closed
3 years ago
0
Add missing legacy file for xilinx port of tech_cells
#10
meggiman
closed
3 years ago
0
IPApproX: Add `tc_sram` to `src_files.yml`
#9
micprog
closed
3 years ago
1
Add deprecated pulp_clock_gating_async to Bender.yml for compatibility
#8
micprog
closed
3 years ago
0
tc_sram_xilinx: Remove unsupported `string` from parameter
#7
andreaskurth
closed
3 years ago
1
Fix `tc_sram` parameter
#6
WRoenninger
closed
4 years ago
2
Bender: Fix typo
#5
WRoenninger
closed
4 years ago
1
Add generic SRAM
#4
WRoenninger
closed
4 years ago
7
Release 0.2.0 partial
#3
bluewww
closed
4 years ago
4
Clean-up and add generic SRAMs
#2
zarubaf
closed
4 years ago
9
Pad functional correction
#1
jrrk
closed
5 years ago
1