search

rachelselinar / ReGDS-Logic-Gate-Extraction

A custom C++ routine to identify logic gates in the layout extracted netlist (SPICE) of digital circuits and generate gate-level Verilog netlist, in the presence of logic gate defintions from the standard cell library.
GNU General Public License v3.0
27 stars 10 forks source link

issues

Newest
Newest Most commented Recently updated Oldest Least commented Least recently updated