issues
search
riscvarchive
/
riscv-qemu
QEMU with RISC-V (RV64G, RV32G) Emulation Support
385
stars
154
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
RISC-V: Use IEEE NaNs instead of default NaNs.
#94
jim-wilson
closed
6 years ago
1
(WIP) Another attempt at setting tb_flags
#93
palmer-dabbelt
closed
6 years ago
2
tb_flags and mmu_index
#92
sorear
closed
6 years ago
20
riscv-qemu hangup
#91
janboeye
closed
6 years ago
12
Backport changes from qemu-upstream-v1 branch
#90
michaeljclark
closed
6 years ago
0
Add riscv32 and riscv64 to scripts/qemu-binfmt-conf.sh
#89
michaeljclark
closed
6 years ago
1
RISC-V has quiet fp eq compare.
#88
jim-wilson
closed
6 years ago
2
Implement riscv_flush_icache syscall
#87
michaeljclark
closed
6 years ago
2
Remove cmpxchg and cmpxchg64 syscalls
#86
michaeljclark
closed
6 years ago
2
Merge riscv-next bug fixes
#85
michaeljclark
closed
6 years ago
1
Change sifive_uart to using generic qemu_irq attachment to the PLIC
#84
michaeljclark
closed
6 years ago
2
Add support for passing kernel command line using -append
#83
michaeljclark
closed
6 years ago
5
Change RISC-V virt board to use 16550 UART instead of HTIF
#82
michaeljclark
closed
6 years ago
4
Fix #67
#81
slide
closed
6 years ago
1
Backports from upstream
#80
davidlt
closed
6 years ago
9
Add initial RISC-V virt board and wire interrupts to the PLIC
#79
michaeljclark
closed
6 years ago
24
Backport some patches necessary to build on the latest glibc
#78
palmer-dabbelt
closed
6 years ago
1
Minimal WFI implementation
#77
michaeljclark
closed
6 years ago
2
[spike_v1.10] add device tree htif node
#76
michaeljclark
closed
6 years ago
5
Travis is failing with error: unrecognized command line option
#75
michaeljclark
closed
6 years ago
3
qemu-system-riscv32 crashes when passed a 64-bit ELF
#74
michaeljclark
closed
6 years ago
0
Add initial code to wire up UART receive interrupts to the PLIC
#73
michaeljclark
closed
6 years ago
4
Update contributors based on contributor names in hw/riscv
#72
michaeljclark
closed
6 years ago
0
Implement 1.9/1.10 privilege ISA support and add sifive_e300 board
#71
michaeljclark
closed
6 years ago
5
U54
#70
mcnamarad1971
closed
6 years ago
5
Fix building on recent glibc
#69
shawnanastasio
closed
6 years ago
2
Fixes headers in README.md
#68
gorkemmulayim
closed
6 years ago
1
gitsubmodules use git protocol
#67
slide
closed
6 years ago
1
What is the biggest difference between qemu and spike?
#66
hylee17
closed
6 years ago
3
Update target-riscv/TODO
#65
farhan90
closed
6 years ago
10
Floating-point exception flags not set correctly?
#64
aswaterman
closed
6 years ago
10
ERROR: glib-2.22 gthread-2.0 is required to compile QEMU
#63
ninode
closed
7 years ago
1
Simple PLIC implementation
#62
Disasm
closed
7 years ago
2
target-riscv: Support syscall for RV32E
#61
kito-cheng
closed
6 years ago
1
sifive fixes
#60
frantony
closed
6 years ago
4
riscvemu board, PLIC model, WFI
#59
sorear
closed
6 years ago
8
EBREAK should cause SIGTRAP
#58
sorear
closed
7 years ago
1
Fix fallthrough so that bad AMOs give SIGSEGV
#57
sorear
closed
7 years ago
2
target-riscv: Add timer support for user-mode emulation
#56
sorear
closed
7 years ago
1
Update UART model to match shipped FE310
#55
sorear
closed
7 years ago
1
does U500 UART is incompatible with E310 UART?
#54
frantony
closed
7 years ago
2
riscv-linux master branch does not compile with specified riscv-tools -mabi=lp64 not legal option
#53
jonmcdonald
closed
6 years ago
2
Rvc clean
#52
bkoppelmann
closed
7 years ago
3
Disas only
#51
cmchao
closed
7 years ago
1
RVC decoding
#50
bkoppelmann
closed
7 years ago
25
hw/sifive_board: set correct base address for RAM region
#49
frantony
closed
7 years ago
7
Remove brk special handling
#48
sorear
closed
7 years ago
1
implement target disassembler and integrate riscv-tests into qemu test
#47
cmchao
closed
7 years ago
7
Fixes for RV64 on ILP32 hosts
#46
sorear
closed
7 years ago
0
riscv: Fix build warning on 32 bit environment (#44)
#45
kito-cheng
closed
7 years ago
7
Previous
Next