issues
search
tillitis
/
tillitis-key1
Board designs, FPGA verilog, firmware for TKey, the flexible and open USB security key 🔑
https://www.tillitis.se
382
stars
24
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Update UDS/UDI storage implementation documentation
#197
mchack-work
closed
3 months ago
2
Increase clock frequency of application_fpga
#196
secworks
opened
3 months ago
3
memset fix
#195
dehanj
closed
3 months ago
1
Improve community information about the project
#194
secworks
opened
3 months ago
1
Release notes
#193
dehanj
closed
3 months ago
2
Add mitigations to threat model
#192
mchack-work
closed
3 months ago
0
tkey-builder: Include clang-tidy & splint
#191
mchack-work
closed
3 months ago
0
tp1 fw: Update pico-sdk to 1.5.1
#190
mchack-work
closed
3 months ago
1
Adding explanation and changing name of personalize.py
#189
dehanj
closed
3 months ago
4
Add static analysis to CI
#188
mchack-work
closed
3 months ago
1
fw: Add missing TK1_MMIO_BASE
#187
mchack-work
closed
3 months ago
0
Idea: ability (but not enforced) to clear (or R/W) CDI
#186
cobratbq
opened
3 months ago
4
Make testbenches self testing, and with correct exit code
#185
secworks
opened
3 months ago
0
Build tp1 firmware in CI
#184
dehanj
closed
3 months ago
0
Add a Verilog formatter
#183
dehanj
opened
3 months ago
0
Verilog linter warnings
#182
dehanj
closed
2 weeks ago
2
Remove outdated docs
#181
mchack-work
opened
3 months ago
0
Update CI action to checkout@v4
#180
dehanj
closed
3 months ago
1
Update linter to Verilog-2005
#179
dehanj
closed
3 months ago
0
Change name of the FPGA design
#178
secworks
opened
3 months ago
0
Optimize FPGA design for clock frequency
#177
secworks
opened
3 months ago
0
Add more (security) code checkers to CI
#176
secworks
opened
3 months ago
1
Try to remove all VERSION fields from cores
#175
secworks
closed
2 months ago
1
Add Icarus Verilog compiler, simulator used by testbenches
#174
secworks
closed
3 months ago
1
Add Icarus Verilog to tools installed
#173
secworks
closed
3 months ago
2
Add build of FPGA design with Icarus
#172
secworks
opened
3 months ago
0
Update linter to Verilog-2005
#171
secworks
closed
3 months ago
2
Run SPDX check in CI
#170
dehanj
opened
3 months ago
0
Updated readme and docs to point at dev.tillitis.se.
#169
dehanj
closed
3 months ago
1
FW: Force the CPU to hang on errors
#168
dehanj
closed
3 months ago
0
Incremental builds for the bitstream
#167
dehanj
closed
3 months ago
3
Add context when sending device app
#166
mchack-work
opened
3 months ago
1
Clean up lint warnings. Again
#165
secworks
closed
3 months ago
2
Push Tkey FPGA-design through Lattice Diamond
#164
secworks
opened
3 months ago
0
PCB boards: add Kibot to build manufacturing files
#163
dehanj
opened
3 months ago
0
fw: Add randomness to memory
#162
mchack-work
closed
3 weeks ago
1
Memory map constants as defines
#161
mchack-work
closed
3 months ago
2
Prevent accessing RAM outside of the physical memory
#160
secworks
closed
3 months ago
1
Memory addresses in memory map outside of enum range
#159
mchack-work
closed
3 months ago
0
Prevent wraparound in SPRAM data access
#158
mchack-work
closed
3 months ago
3
Idea: multiple inputs to `blake2s` in firmware
#157
cobratbq
opened
4 months ago
6
Enhancement idea: persistent upcounter for audit logs
#156
gvegidy
opened
4 months ago
2
Merge tx debug branch into main
#155
dehanj
opened
5 months ago
0
System architecture questions
#153
MuratovAS
closed
5 months ago
2
Perform test implementation for wcsp package
#152
secworks
closed
6 months ago
3
Update to Ubuntu 23.10 and latest released yosys & nextpnr
#151
mchack-work
closed
3 months ago
2
Update tkey-builder
#150
mchack-work
closed
3 months ago
4
Add injection molded plastic case
#149
dehanj
closed
6 months ago
0
Protecting input/output buffers of CH552
#148
dehanj
closed
7 months ago
0
How do we retrieve the Tkey name & version?
#147
LoupVaillant
closed
9 months ago
11
Previous
Next