-
Dear community,
I encountered issues to flatten a design while I try to synthesize and techmap it with the latest version of Yosys. Design is dual-clock with a wrapper on top to merge read and wri…
-
SystemVerilog allow implicit net declaration (language specification section 6.10). While useful for netlists, in traditional code it allows bugs to go undetected:
- A typo can declare an extra net…
corco updated
3 years ago
-
For testing with netlists I need some vendor libraries. These are shipped with the simulator ActiveHDL and I use this to include them
```
vu.add_external_library('pmi_work', activehdl_lattice_path /…
ghost updated
4 years ago
-
Hi Tristan,
Thanks again for the fixes to the demux. That has allowed us to take a look at both ilang and verilog dumps from Yosys. I would like to raise the issue of consistently name mangling f…
-
Netgen 1.5.155
The matching of parallel series of mosfet appears to depend on the order of mosfets in the netlist.
The tarball contains 2 sample netlists. One extracted from the layout, with dev…
-
Currently VPR has no notion of falling edge clocks. All clocks are implicitly assumed to be rising edge so is clock edge sensitivity of flip-flops / latches. Static timing analysis does not support fa…
-
Hey,
I have a problem with Unit Test and in the results with Simulating with TokenSPICE. I run ./ganache.py in the second terminal, successful compiled all contract and this code:
```
#run si…
-
**Is your feature request related to a problem? Please describe.**
There have been several tape-out completed by using OpenFPGA. For example, [the SOFA series](https://github.com/lnis-uofu/SOFA). To …
-
![image](https://g…
-
**Is your feature request related to a problem? Please describe.**
Global signals, such as ``clock``, ``reset`` and ``set``, span a complete or a considerable portion of FPGA fabrics.
From a physica…