Xilinx fpga24_routing_contest issues

Xilinx / fpga24_routing_contest

Runtime-First FPGA Interchange Routing Contest @ FPGA’24

https://xilinx.github.io/fpga24_routing_contest/

Other

28 stars 10 forks source link

issues

Newest

Newest Most commented Recently updated Oldest Least commented Least recently updated

[Branch] 5th Place -- Hao^3 (University of Science and Technology of China)

#94 eddieh-xlnx closed 3 months ago
0
[Branch] 4th Place -- Team Cuckoo (Peking University)

#93 eddieh-xlnx closed 3 months ago
0
[Branch] 2nd Place -- CUFR (The Chinese University of Hong Kong)

#92 eddieh-xlnx closed 3 months ago
0
Propagate BENCHMARKS in setup-container recipe

#91 eddieh-xlnx closed 4 months ago
0
Add details of benchmarks used for final evaluation

#89 eddieh-xlnx closed 5 months ago
0
Announce exact results

#88 eddieh-xlnx closed 6 months ago
0
Announcing the top 5 teams, with overview slide and video

#87 eddieh-xlnx closed 6 months ago
0
Post final submission cleanup

#81 eddieh-xlnx closed 6 months ago
0
[Actions] Move to latest actions

#80 eddieh-xlnx closed 7 months ago
0
Disable network access for {run-,test-} container recipes

#79 eddieh-xlnx closed 7 months ago
0
[Makefile] Track user-cpu time (not used for scoring)

#78 eddieh-xlnx closed 7 months ago
0
[PartialRouterPhysNetlist] Increase maxIterations to 150

#77 eddieh-xlnx closed 7 months ago
0
Do not restrict CheckPhysNetlist to 6G outside of Actions

#76 eddieh-xlnx closed 7 months ago
0
[WirelengthAnalyzer] Support IMUX_CMT pip and FIFO18E2 cell

#75 eddieh-xlnx closed 7 months ago
0
Final submission updates

#74 eddieh-xlnx closed 7 months ago
0
[WirelengthAnalyzer] Add support for CMACE4

#73 eddieh-xlnx closed 7 months ago
0
[Makefile] Improve Apptainer isolation

#72 eddieh-xlnx closed 7 months ago
0
[RWRoute] Add --lutRoutethru option (disabled by default)

#71 eddieh-xlnx closed 7 months ago
0
Cleanup Makefile

#70 eddieh-xlnx closed 7 months ago
0
Add logicnets_jscl and finn_radioml, with fixes

#69 eddieh-xlnx closed 7 months ago
0
[Docs] Fix boom_med_pb & corundum_25g OOC=false

#68 eddieh-xlnx closed 7 months ago
0
[CheckPhysNetlist] Fix NullPointerException

#67 eddieh-xlnx closed 7 months ago
0
Add DiffPhysNetlist utility

#66 eddieh-xlnx closed 7 months ago
0
[CheckPhysNetlist] Verify placement & static/clock routing unchanged

#64 eddieh-xlnx closed 8 months ago
0
[RapidWright] Pull in benchmark fixes

#63 eddieh-xlnx closed 8 months ago
0
[WirelengthAnalyzer] Add support for IBUFDS_GTE4 cells

#62 eddieh-xlnx closed 8 months ago
0
Revert "[WirelengthAnalyzer] Add support for IBUFDS_GTE4 cells"

#61 eddieh-xlnx closed 8 months ago
0
[WirelengthAnalyzer] Add support for IBUFDS_GTE4 cells

#60 eddieh-xlnx closed 8 months ago
0
Makefile fixes

#58 eddieh-xlnx closed 8 months ago
0
[GHA] Fix net_printer workflow to have correct parent net names

#57 eddieh-xlnx closed 8 months ago
0
[WirelengthAnalyzer] Support U-turns in Laguna tiles

#56 eddieh-xlnx closed 8 months ago
0
[NXRoute] Eliminate route conflicts with pre-routed nets

#55 eddieh-xlnx closed 8 months ago
0
[RapidWright] Pull in PhysNetlistWriter + RWRoute fixes

#53 eddieh-xlnx closed 8 months ago
0
[wirelength_analyzer] Add support for DIFFINBUF

#52 eddieh-xlnx closed 8 months ago
0
[NXRoute] Allow routethru PIPs for non-CLE/RCLK tiles

#51 eddieh-xlnx closed 8 months ago
0
Fix wirelength_analyzer when terminating at a comb cell (e.g. LUT)

#50 eddieh-xlnx closed 8 months ago
1
Fix stubs in corundum_25g

#49 eddieh-xlnx closed 9 months ago
0
Alpha submission

#48 zakn-amd closed 9 months ago
0
Update RapidWright with many RWRoute optimizations

#47 eddieh-xlnx closed 9 months ago
0
Update requirements.txt to use pre-release pycapnp

#46 eddieh-xlnx closed 9 months ago
0
Update RapidWright submodule to latest

#45 eddieh-xlnx closed 9 months ago
0
Add 6 new benchmarks

#43 zakn-amd closed 9 months ago
0
Update RapidWright submodule

#42 eddieh-xlnx closed 9 months ago
0
[Actions] Downgrade to Java 17

#41 eddieh-xlnx closed 9 months ago
2
[WirelengthAnalyzer] Add new connectivity rules

#40 zakn-amd closed 9 months ago
0
make issue

#38 jimmy-adams closed 9 months ago
4
wirelength_analyzer to check PIP tile before assigning zero WL

#34 eddieh-xlnx closed 10 months ago
0
PIP Clarifications

#33 zakn-amd closed 10 months ago
0
Fix wirelength_analyzer regex warnings

#32 eddieh-xlnx closed 10 months ago
0
Add detailed scoring criteria

#31 zakn-amd closed 10 months ago
0