issues
search
chipsalliance
/
dromajo
RISC-V RV64GC emulator designed for RTL co-simulation
Apache License 2.0
210
stars
61
forks
source link
issues
Newest
Newest
Most commented
Recently updated
Oldest
Least commented
Least recently updated
Use __builtin_bswap32 to define bswap_32 on Apple platforms.
#88
resistor
opened
1 month ago
0
Forward mallocz to calloc.
#87
resistor
opened
1 month ago
0
Silence pedantic warning from Clang about use of sprintf.
#86
resistor
opened
1 month ago
0
Fix pedantic printf format string warnings when building with Clang.
#85
resistor
opened
1 month ago
0
Delete a redundant line
#84
et-tommythorn
closed
4 months ago
1
GitHub actions
#83
tomeroberts
closed
4 months ago
4
Checkpoints: Add checkpointing infrastructure for devices
#82
tomeroberts
closed
4 months ago
1
Sharing data between host and guest
#81
danbone
opened
9 months ago
0
Summary: creating single boot ROM for multicore configs
#80
kabylkas
opened
10 months ago
1
Multicore configuration should dump single boot ROM
#79
kabylkas
opened
10 months ago
1
When interrupt races the exception, first instruction of exception is dropped
#78
zephray
opened
1 year ago
0
fcvt.s.w cannot handle input 0x80000000 correctly
#77
zephray
closed
1 month ago
10
Fixing issues #73 and #75
#76
kabylkas
closed
1 year ago
3
no support for multi-core checkpoint
#75
kabylkas
closed
1 year ago
1
Fixing issue #73
#74
kabylkas
closed
1 year ago
2
maxinsns flag does not work when ncpus > 1
#73
kabylkas
closed
1 year ago
2
Saturn dromajo
#72
jzhou1318
opened
1 year ago
0
build fails with undefined reference to `simpoint_roi'
#71
yswntht
opened
1 year ago
0
Option to disable the V extension
#70
zephray
opened
1 year ago
1
Fix #64 track memory sequence numbers
#69
et-tommythorn
closed
1 year ago
1
Speed up + bootram + track dropped load/stores
#68
et-tommythorn
closed
1 year ago
0
Document the configuration format
#67
rapiz1
opened
1 year ago
1
Remove all support for generating the device tree (FDT)
#66
et-tommythorn
closed
1 year ago
1
Speed up general execution by ~ 20X
#65
et-tommythorn
closed
1 year ago
0
dromajo lr/sc does not fully respect the riscv manual ?
#64
laurentiuduca
closed
1 year ago
2
New, more accurate, 16550 UART emulation
#63
et-tommythorn
closed
2 years ago
0
Cleanups
#62
et-tommythorn
closed
2 years ago
2
[Bug Report] MISC Suggestion
#60
Phantom1003
closed
2 years ago
2
[Bug Report] Any mepc write should mask low bits
#59
Phantom1003
closed
2 years ago
11
Remove extra zero
#58
Phantom1003
closed
2 years ago
4
[Bug Report] Page Fault should be thrown when Svnapot is not supported
#57
Phantom1003
closed
2 years ago
2
Ebreak should not be cancelled under cosim mode
#56
Phantom1003
closed
2 years ago
2
Upstreaming some bug fixes
#55
et-tommythorn
closed
2 years ago
0
Tommy bench
#54
et-tommythorn
closed
2 years ago
0
Plic and more
#53
et-tommythorn
closed
2 years ago
1
Meaning of MIE_MCIP field in mie
#51
scanakci
opened
2 years ago
2
Dromajo not raising store access fault exception on sc.d
#50
mysoreanoop
opened
2 years ago
6
Maximum core count greater than 8?
#49
muwyse
opened
2 years ago
1
master
#48
damageboy
closed
2 years ago
1
checkpoints with warmup
#47
renau
closed
2 years ago
1
Pagetable walk throws access violation even with no PMP entries set
#46
sammy17
opened
3 years ago
1
Optimize ctz
#45
jserv
closed
2 years ago
4
load_bootrom() didn't return the correct size
#44
et-tommythorn
closed
3 years ago
0
Renau/goldmem regression
#43
renau
closed
3 years ago
1
Dromajo co-simulation tutorial
#42
kabylkas
closed
3 years ago
1
Renau/merge with berkeley
#41
renau
closed
3 years ago
1
Bring latest patches from Boom to main
#40
renau
closed
3 years ago
1
adding support for saving checkpoint in ELF format
#39
nitinjaincse
closed
3 years ago
1
Add more regression tests
#38
Fallenhh
opened
3 years ago
1
On Code Formatting
#37
Fallenhh
opened
3 years ago
1
Next